參數(shù)資料
型號: IMS82C55AZ96
廠商: Intersil
文件頁數(shù): 26/26頁
文件大?。?/td> 0K
描述: IC I/O EXPANDER 24B 44PLCC
標(biāo)準(zhǔn)包裝: 500
接口: 可編程
輸入/輸出數(shù): 24
中斷輸出:
電源電壓: 4.5 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC
包裝: 管件
9
FN6140.2
June 15, 2006
Operating Modes
Mode 1 - (Strobed Input/Output). This functional configuration
provides a means for transferring I/O data to or from a specified
port in conjunction with strobes or “hand shaking” signals. In
mode 1, port A and port B use the lines on port C to generate or
accept these “hand shaking” signals.
Mode 1 Basic Function Definitions:
Two Groups (Group A and Group B)
Each group contains one 8-bit port and one 4-bit control/data
port
The 8-bit data port can be either input or output. Both inputs
and outputs are latched.
The 4-bit port is used for control and status of the 8-bit port.
Input Control Signal Definition
(Figures 6 and 7)
STB (Strobe Input)
A “l(fā)ow” on this input loads data into the input latch.
IBF (Input Buffer Full F/F)
A “high” on this output indicates that the data has been loaded
into the input latch: in essence, an acknowledgment. IBF is set
by STB input being low and is reset by the rising edge of the
RD input.
INTR (Interrupt Request)
A “high” on this output can be used to interrupt the CPU when
an input device is requesting service. INTR is set by the
condition: STB is a “one”, IBF is a “one” and INTE is a “one”. It
is reset by the falling edge of RD. This procedure allows an
input device to request service from the CPU by simply strobing
its data into the port.
INTE A
Controlled by bit set/reset of PC4.
INTE B
Controlled by bit set/reset of PC2.
Output Control Signal Definition
(Figure 8 and 9)
OBF - (Output Buffer Full F/F). The OBF output will go “l(fā)ow”
to indicate that the CPU has written data out to the specified
port. This does not mean valid data is sent out of the port at this
time since OBF can go true before data is available. Data is
guaranteed valid at the rising edge of OBF, (See Note 1). The
OBF F/F will be set by the rising edge of the WR input and reset
by ACK input being low.
CONTROL WORD #13
CONTROL WORD #15
Mode 0 Configurations (Continued)
1
D7
0
D6
0
D5
1
D4
1
D3
0
D2
0
D1
1
D0
8
PA7 - PA0
4
PC7 - PC4
4
PC3 - PC0
8
PB7 - PB0
D7 - D0
82C55A
A
B
C
1
D7
0
D6
0
D5
1
D4
1
D3
0
D2
1
D1
1
D0
8
PA7 - PA0
4
PC7 - PC4
4
PC3 - PC0
8
PB7 - PB0
D7 - D0
82C55A
A
B
C
MS82C55A, MQ82C55A, MP82C55A
相關(guān)PDF資料
PDF描述
IMS82C55AZ IC I/O EXPANDER 24B 44PLCC
ATMEGA8535L-8JUR MCU AVR 8K FLASH 8MHZ 44PLCC
IP82C55AZ IC I/O EXPANDER 24B 40DIP
CS82C55A96 IC I/O EXPANDER 24B 44PLCC
IS82C55A-5Z96 IC I/O EXPANDER 24B 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IMSA100-G17M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
IMSA100-G21I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
IMSA100-G21M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
IMSA100-G21S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
IMSA100-G30S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter