- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360858 > IMSSG559AYB CPU System Clock Generator PDF資料下載
參數(shù)資料
| 型號： | IMSSG559AYB |
| 英文描述： | CPU System Clock Generator |
| 中文描述： | CPU系統(tǒng)時鐘發(fā)生器 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大?。?/td> | 87K |
| 代理商： | IMSSG559AYB |
SG559
Mobile Pentium
Processor Application Clock Generator with SSCG, USB and Power
Management Support
Approved Product
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Rev. 1.0
4/12/1999
Page 7 of 8
BUFFER 4 CHARACTERISTICS FOR PCI_F, PCI(1:5)
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Pull-Up Current Min
Pull-Up Current Max
Pull-Down Current Min
Pull-Down Current Max
Dynamic Output Impedance
Rise Time
Between 0.4 V and 2.4 V
Fall Time
Between 0.4 V and 2.4 V
IOH
min
IOH
max
IOL
min
IOL
max
Z
o
TR
-33
-
30
-
14
0.5
-
-
-
-
-
-
-
mA
mA
mA
mA
Ohms
nS
Vout = 1.0 V
Vout = 3.135 V
Vout = 1.95 V
Vout = 0.4 V
66 and 100 MHz
30 pF Load
-33
-
38
20
2.0
TF
0.5
-
2.0
nS
30 pF Load
VDDP= VDDR =3.3V
±
5
%, VDDC = 2.5V
±
5
%,, TA = -40oC to +85oC
CRYSTAL AND REFERENCE OSCILLATOR PARAMETERS
Characteristic
Symbol
Min
Typ
Max
Units
Conditions
Frequency
Tolerance
F
o
TC
TS
TA
OM
CP
V
BIAS
Ts
CL
R1
12.00
-
-
-
-
14.31818
-
-
-
-
5
Vdd/2
-
20
-
16.00
+/-100
+/- 100
5
-
MHz
PPM
PPM
PPM
Calibration note 1
Stability (Ta -10 to +60C) note 1
Aging (first year @ 25C) note 1
Parallel Resonant
Capacitance of XIN and Xout pins
Mode
Pin Capacitance
DC Bias Voltage
Startup time
Load Capacitance
Effective Series
resonant
resistance
Power Dissipation
Shunt Capacitance
X1 and X2 Load
pF
V
μ
S
pF
0.3Vdd
-
-
-
0.7Vdd
30
-
40
note 1
Ohms
DL
CO
CL
-
-
-
0.10
7
mW
pF
pF
note 1
--
17
internal crystal loading capacitors on
each pin (to ground)
For maximum accuracy, the total circuit loading capacitance should be equal to CL. This loading capacitance is the
effective capacitance across the crystal pins and includes the device pin capacitance (CP) in parallel with any circuit
traces, the clock generator and any onboard discrete load capacitors.
Budgeting Calculations
Typical trace capacitance, (< half inch) is 4 pF, Load to the crystal is therefore 2.0 pF
Clock generator internal pin capacitance of 36 pF, Load to the crystal is therefore 18.0 pF
the total parasitic capacitance would therefore be = 20.0 pF(matching CL)
Note 1: It is recommended but not mandatory that a crystal meets these specifications.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IMST212A-G17S | Peripheral IC |
| IMST212A-G20S | Peripheral IC |
| IMST212A-J17S | Peripheral IC |
| IMST212A-J20S | Peripheral IC |
| IMST225 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IMST212 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSPUTER RECOMMENDED FOR NEW DESIGNS |
| IMST212A-G17M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSPUTER FULL MIL TEMPERATURE RANGE PROCESSING |
| IMST212A-G17S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| IMST212A-G20S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| IMST212A-J17S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。