參數(shù)資料
型號: IN7472
廠商: INTEGRAL JOINT STOCK COMPANY
英文描述: AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
中文描述: 與門控JK主從觸發(fā)器的復位和清除
文件頁數(shù): 3/5頁
文件大?。?/td> 242K
代理商: IN7472
IN7472
DC ELECTRICAL CHARACTERISTICS
over full operating conditions
Symbol
Parameter
Test Conditions
Guaranteed Limit
Min
Unit
Max
V
IK
V
OH
V
OL
I
I
Input Clamp Voltage
V
CC
= min, I
IN
= -10 mA
V
CC
= min, I
OH
=max
V
CC
= min, I
OL
=max
V
CC
= max, V
IN
= 5.5 V
-1.5
V
High Level Output Voltage
2.4
V
Low Level Output Voltage
0.4
V
Input Current at Maximum
Input Voltage
1
mA
D, J, K
40
I
IH
High Level
Clear
V
CC
= max, V
IN
= 2.4 V
80
μ
A
Input Current
Reset
80
Clock
80
D, J, K
-1.6
I
IL
Low Level
Clear
V
CC
= max, V
IN
= 0.4 V
-3.2
mA
Input Current
Reset
-3.2
Clock
-3.2
I
OS
*
I
CC
Short-Circuit Output Current
V
CC
= max
V
CC
= max, See Note 1
-18
-55
mA
Supply Current
20
mA
*Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
Note 1: With outputs open, I
CC
is measured with the Q and Q outputs high in turn. At the time of measurement, the
clock input is grounded.
3
相關(guān)PDF資料
PDF描述
IN7472D AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
IN7472N AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
IN74AC00 30-AWG RED 50 FT ROLL
IN74AC02 Quad 2-Input NOR Gate High-Speed Silicon-Gate CMOS
IN74AC02D Quad 2-Input NOR Gate High-Speed Silicon-Gate CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IN7472D 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
IN7472N 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
IN749A 制造商: 功能描述: 制造商:undefined 功能描述:
IN74AC00 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Quad 2-Input NAND Gate High-Speed Silicon-Gate CMOS
IN74AC02 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Quad 2-Input NOR Gate High-Speed Silicon-Gate CMOS