- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378626 > IN74AC109D (INTEGRAL JOINT STOCK COMPANY) Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS PDF資料下載
參數(shù)資料
| 型號： | IN74AC109D |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
| 中文描述： | 雙JK觸發(fā)器的設置和復位高速硅柵CMOS |
| 文件頁數(shù)： | 3/5頁 |
| 文件大?。?/td> | 170K |
| 代理商： | IN74AC109D |
IN74AC109
119
DC ELECTRICAL CHARACTERISTICS
(Voltages Referenced to GND)
V
CC
V
Guaranteed Limit
25
°
C
Symbol
Parameter
Test Conditions
-40
°
C to
85
°
C
2.1
3.15
3.85
Unit
V
IH
Minimum High-Level
Input Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
3.0
4.5
5.5
2.1
3.15
3.85
V
V
IL
Maximum Low -
Level Input Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
3.0
4.5
5.5
0.9
1.35
1.65
0.9
1.35
1.65
V
V
OH
Minimum High-Level
Output Voltage
I
OUT
≤
-50
μ
A
3.0
4.5
5.5
2.9
4.4
5.4
2.9
4.4
5.4
V
*
V
IN
=V
IH
or V
IL
I
OH
=-12 mA
I
OH
=-24 mA
I
OH
=-24 mA
I
OUT
≤
50
μ
A
3.0
4.5
5.5
2.56
3.86
4.86
2.46
3.76
4.76
V
OL
Maximum Low-Level
Output Voltage
3.0
4.5
5.5
0.1
0.1
0.1
0.1
0.1
0.1
V
*
V
IN
=V
IH
or V
IL
I
OL
=12 mA
I
OL
=24 mA
I
OL
=24 mA
V
IN
=V
CC
or GND
3.0
4.5
5.5
0.36
0.36
0.36
±
0.1
0.44
0.44
0.44
±
1.0
I
IN
Maximum Input
Leakage Current
5.5
μ
A
I
OLD
+Minimum Dynamic
Output Current
V
OLD
=1.65 V Max
5.5
75
mA
I
OHD
+Minimum Dynamic
Output Current
V
OHD
=3.85 V Min
5.5
-75
mA
I
CC
Maximum Quiescent
Supply Current
(per Package)
V
IN
=V
CC
or GND
5.5
4.0
40
μ
A
*
All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
Note: I
IN
and I
CC
@ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V
CC
相關PDF資料 |
PDF描述 |
|---|---|
| IN74AC109N | 30-AWG WHITE 50 FT ROLL |
| IN74AC125 | Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS |
| IN74AC132 | Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS |
| IN74AC132D | Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS |
| IN74AC132N | Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IN74AC109N | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
| IN74AC112 | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
| IN74AC112D | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
| IN74AC112N | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
| IN74AC125 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復。