- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378631 > IN74HCT373A (INTEGRAL JOINT STOCK COMPANY) Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | IN74HCT373A |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85 |
| 中文描述： | 八路三態(tài)同相透明鎖存器高性能硅柵CMOS |
| 文件頁數(shù)： | 4/5頁 |
| 文件大小： | 116K |
| 代理商： | IN74HCT373A |
IN74HCT373A
374
AC ELECTRICAL CHARACTERISTICS
(V
CC
=5.0 V
±
10%, C
L
=50pF,Input t
r
=t
f
=6.0 ns)
Guaranteed Limit
25
°
C
to
-55
°
C
28
Symbol
Parameter
≤
85
°
C
≤
125
°
C
Unit
t
PLH
, t
PHL
Maximum Propagation Delay, Input D to Q
(Figures 1 and 5)
35
42
ns
t
PLH
, t
PHL
Maximum Propagation Delay , Latch Enable to Q
(Figures 2 and 5)
32
40
48
ns
t
PLZ
, t
PHZ
Maximum Propagation Delay ,Output Enable to Q
(Figures 3 and 6)
30
38
45
ns
t
PZL
, t
PZH
Maximum Propagation Delay , Output Enable to
Q (Figures 3 and 6)
35
44
53
ns
t
TLH
, t
THL
Maximum Output Transition Time, Any Output
(Figures 1 and 5)
12
15
18
ns
C
IN
C
OUT
Maximum Input Capacitance
10
10
10
pF
Maximum Three-State Output Capacitance
(Output in High-Impedance State)
15
15
15
pF
Power Dissipation Capacitance (Per Latch)
Typical @25
°
C,V
CC
=5.0 V
65
C
PD
Used to determine the no-load dynamic power
consumption:
P
D
=C
PD
V
CC
2
f+I
CC
V
CC
pF
TIMING REQUIREMENTS
(V
CC
=5.0 V
±
10%, C
L
=50pF,Input t
r
=t
f
=6.0 ns)
Guaranteed Limit
≤
85
°
C
Symbol
Parameter
25
°
C to
-55
°
C
10
≤
125
°
C
Unit
t
SU
Minimum Setup Time, Input D
to Latch Enable
(Figure 4)
13
15
ns
t
h
Minimum Hold Time,Latch
Enable to Input D
(Figure 4)
10
13
15
ns
t
w
Minimum Pulse Width, Latch
Enable (Figure 2)
12
15
18
ns
t
r,
t
f
Maximum Input Rise and Fall
Times (Figure 1)
500
500
500
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IN74HCT373ADW | Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS |
| IN74HCT373AN | Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS |
| IN74HCT74A | Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85 |
| IN74HCT74AD | Octal Bus Transceivers With 3-State Outputs 20-SOIC -40 to 85 |
| IN74HCT74AN | Dual D Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IN74HCT373ADW | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Octal 3-State Noninverting Transparent Latch |
| IN74HCT373AN | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Octal 3-State Noninverting Transparent Latch |
| IN74HCT374A | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS |
| IN74HCT374ADW | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS |
| IN74HCT374AN | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。