- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378632 > IN74LV74 (INTEGRAL JOINT STOCK COMPANY) Dual D-type flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號(hào)： | IN74LV74 |
| 廠(chǎng)商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 中文描述： | 帶設(shè)置和復(fù)位功能的雙D觸發(fā)器；上升沿觸發(fā) |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 161K |
| 代理商： | IN74LV74 |
TECHNICAL DATA
1
INTEGRAL
Dual D-type flip-flop with set and reset;
positive-edge trigger
The IN74LV74 is a low-voltage Si-gate CMOS device and is pin and
function compatible with 74HC/HCT74.
The IN74LV74 is a dual positive edge triggered, D-type flip-flop with
individual data (D) inputs, clock (CP) inputs, set (S
D
) and (R
D
) inputs;
also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate
independently of the clock input. Information on the data input is
transferred to the Q output on the LOW-to-HIGH transition of the clock
pulse. The D inputs must be stable one set-up time prior to the LOW-to-
HIGH clock transition, for predictable operation. Schmitt-trigger action in
the clock input makes the circuit highly tolerant to slower clock rise and
fall times.
Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC
S
Supply voltage range: 1.2 to 3.6 V
Low input current: 1.0
μ
à; 0.1
μ
à at ò = 25
°
High Noise Immunity Characteristic of CMOS Devices
IN74LV74
1
14
1
14
N SUFFIX
PLASTIC
D SUFFIX
SOIC
ORDERING INFORMATION
IN74LV74N
IN74LV74D
IZ74LV74
T
A
= -40
°
to 125
°
C for all packages
PIN ASSIGNMENT
Plastic DIP
SOIC
chip
LOGIC DIAGRAM
PIN 20=V
CC
PIN 10 = GND
FUNCTION TABLE
Inputs
Outputs
Set
Reset
Clock
Data
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H*
H*
H
H
H
H
L
H
H
L
L
H
H
H
L
X
No Change
H
H
H
X
No Change
H
H
X
No Change
*Both outputs will remain high as long as Set and
Reset are low, but the output states are unpredictable
if Set and Reset go high simultaneously.
H= high level L = low level
X = don’t care Z = high impedance
1
2
3
5
4
6
7
VCC
RESET 2
14
13
12
11
10
8
9
GND
RESET 1
DATA 1
SET 1
Q1
Q1
DATA2
CLOCK 2
SET 2
Q2
Q2
CLOCK 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IN74LV74D | Dual D-type flip-flop with set and reset; positive-edge trigger |
| IN74LV74N | Dual D-type flip-flop with set and reset; positive-edge trigger |
| IN74LV86 | Quad 2-Input Exclusive OR Gate |
| IN74LV86D | Replaced by SN74ABT821A : 10-Bit Bus Interface Flip-Flops With 3-State Outputs 24-SSOP -40 to 85 |
| IN74LV86N | Replaced by SN74ABT821A : 10-Bit Bus Interface Flip-Flops With 3-State Outputs 24-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IN750A-1JANTX | 制造商:ERJ 功能描述: |
| IN750A1JANTXV | 制造商: 功能描述: |
| IN751A | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IN75232 | 制造商:INTEGRAL 制造商全稱(chēng):INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC |
| IN753ARL | 制造商:n/a 功能描述:SAMPLE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。