- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45386 > IQ83C154TXXX-36D (ATMEL CORP) 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44 PDF資料下載
參數(shù)資料
| 型號： | IQ83C154TXXX-36D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44 |
| 封裝： | CERAMIC, QFP-44 |
| 文件頁數(shù)： | 73/238頁 |
| 文件大?。?/td> | 4549K |
| 代理商： | IQ83C154TXXX-36D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁
164
8006K–AVR–10/10
ATtiny24/44/84
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low:> 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
High:> 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
19.5.1
Serial Programming Algorithm
When writing serial data to the ATtiny24/44/84, data is clocked on the rising edge of SCK. When
reading, data is clocked on the falling edge of SCK. See Figure 20-4 and Figure 20-5 for timing
details.
To program and verify the ATtiny24/44/84 in the Serial Programming mode, the following
sequence is recommended (see four byte instruction formats in Table 19-12
1.
Power-up sequence:
Apply power between V
CC and GND while RESET and SCK are set to “0”. In some sys-
tems, the programmer can not guarantee that SCK is held low during power-up. In this
case, RESET must be given a positive pulse after SCK has been set to '0'. The duration
of the pulse must be at least t
RST (the minimum pulse width on RESET pin, see Table
20-4 on page 177) plus two CPU clock cycles.
2.
Wait for at least 20 ms and enable serial programming by sending the Programming
Enable serial instruction to pin MOSI.
3.
The serial programming instructions will not work if the communication is out of syn-
chronization. When in sync. the second byte (0x53), will echo back when issuing the
third byte of the Programming Enable instruction. Whether the echo is correct or not, all
four bytes of the instruction must be transmitted. If the 0x53 did not echo back, give
RESET a positive pulse and issue a new Programming Enable command.
4.
The Flash is programmed one page at a time. The memory page is loaded one byte at
a time by supplying the 5 LSB of the address and data together with the Load Program
memory Page instruction. To ensure correct loading of the page, the data low byte must
be loaded before data high byte is applied for a given address. The Program memory
Page is stored by loading the Write Program memory Page instruction with the 3 MSB
of the address. If polling (RDY/BSY) is not used, the user must wait at least t
WD_FLASH
before issuing the next page. (See Table 19-11 on page 165.) Accessing the serial pro-
gramming interface before the Flash write operation completes can result in incorrect
programming.
5.
A: The EEPROM array is programmed one byte at a time by supplying the address and
data together with the appropriate Write instruction. An EEPROM memory location is
first automatically erased before new data is written. If polling (RDY/BSY) is not used,
the user must wait at least t
WD_EEPROM before issuing the next byte. (See Table 19-11 on
page 165.) In a chip erased device, no 0xFFs in the data file(s) need to be pro-
grammed.
B: The EEPROM array is programmed one page at a time. The Memory page is loaded
one byte at a time by supplying the 2 LSB of the address and data together with the
Load EEPROM Memory Page instruction. The EEPROM Memory Page is stored by
loading the Write EEPROM Memory Page Instruction with the 4 MSB of the address.
When using EEPROM page access only byte locations loaded with the Load EEPROM
Memory Page instruction is altered. The remaining locations remain unchanged. If poll-
ing (RDY/BSY) is not used, the used must wait at least t
WD_EEPROM before issuing the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IT83C154TXXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| IF183C154TXXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| IR80C52CXXX-30SHXXX | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44 |
| MQ80C52XXX-16/883:RD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44 |
| MR83C154DCXXX-12P883 | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IQ90018HPC60NRS | 制造商:SYNQOR 制造商全稱:SYNQOR 功能描述:Half-brick DC-DC Converter |
| IQ90033HPC53NRS | 制造商:SYNQOR 制造商全稱:SYNQOR 功能描述:Half-brick DC-DC Converter |
| IQ90050HPC40NRS | 制造商:SYNQOR 制造商全稱:SYNQOR 功能描述:Half-brick DC-DC Converter |
| IQ90050HPC40NRS-G | 制造商:SynQor 功能描述:DC-DC CONV, ISO POL, 1 O/P, 228W, 40A, 5V; DC / DC Converter Type:Half Brick; DC / DC Converter Output Type:Fixed; Input Voltage DC Min:34V; Input Voltage DC Max:160V; No. of Outputs:1; Output Voltage Nom.:5V; Output Current Max:40A ;RoHS Compliant: Yes |
| IQ90120HPC19NRS | 制造商:SYNQOR 制造商全稱:SYNQOR 功能描述:Half-brick DC-DC Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。