- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377545 > IS24C52-2ZI (INTEGRATED SILICON SOLUTION INC) 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection PDF資料下載
參數(shù)資料
| 型號： | IS24C52-2ZI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| 中文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | TSSOP-8 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大小： | 68K |
| 代理商： | IS24C52-2ZI |
4
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY INFORMATION
Rev. 00B
01/26/04
IS24C52
ISSI
The Bus Protocol:
– Data transfer may be initiated only when the bus is not
busy
– During a data transfer, the data line must remain stable
whenever the clock line is high. Any changes in the
data line while the clock line is high will be interpreted
as a Start or Stop condition.
The state of the data line represents valid data after a Start
condition. The data line must be stable for the duration of
the High period of the clock signal. The data on the SDA
line may be changed during the Low period of the clock
signal. There is one clock pulse per bit of data. Each data
transfer is initiated with a Start condition and terminated
with a Stop condition.
Start Condition
The Start condition precedes all commands to the device
and is defined as a High to Low transition of SDA when
SCL is High. The IS24C52 monitors the SDA and SCL lines
and will not respond until the Start condition is met.
Stop Condition
The Stop condition is defined as a Low to High transition of
SDA when SCL is High. All operations must end with a Stop
condition.
Acknowledge (ACK)
After a successful data transfer, each receiving device is
required to generate an ACK. The Acknowledging device
pulls down the SDA line.
Reset
The IS24C52 contains a reset function in case the 2-wire
bus transmission is accidentally interrupted (eg. a power
loss), or needs to be terminated mid-stream. The reset
is caused when the Master device creates a Start
condition. To do this, it may be necessary for the Master
device to monitor the SDA line while cycling the SCL up
to nine times. (For each clock signal transition to High,
the Master checks for a High level on SDA.)
Standby Mode
Power consumption in reduced in standby mode. The
IS24C52 will enter standby mode: a) At Power-up, and
remain in it until SCL or SDA toggles; b) Following the Stop
signal if no write operation is initiated; or c) Following any
internal write operation
DEVICE ADDRESSING
The Master begins a transmission by sending a Start
condition. The Master then sends the address of the
particular Slave devices it is requesting. The Slave
(Fig. 5) address is 8 bits.
The four most significant bits of the device address are fixed
as 1010 for normal read/write operations, and 0110 for
permanent write-protection operations.
This device has three address bits (A1, A2, and A0) that
allow up to eight IS24C52 devices to share the 2-wire
bus. Upon receiving the Slave address, the device
compares the three address bits with the hardwired A2,
A1, and A0 input pins to determine if it is the appropriate
Slave. If any of the A2 - A0 pins is neither biased to High
nor Low, then internal circuitry defaults the value to Low.
The last bit of the Slave address specifies whether a Read
or Write operation is to be performed. When this bit is set
to 1, a Read operation is selected, and when set to 0, a
Write operation is selected.
After the Master transmits the Start condition and
Slave address byte (Fig. 5), the appropriate 2-wire
Slave (eg. IS24C52) will respond with ACK on the SDA
line. The Slave will pull down the SDA on the ninth clock
cycle, signaling that it received the eight bits of data. The
selected IS24C52 then prepares for a Read or Write
operation by monitoring the bus.
相關PDF資料 |
PDF描述 |
|---|---|
| IS24C52-3G | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3GI | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3S | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3SI | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3Z | 2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IS24C52-3G | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3GI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3S | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3SI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
| IS24C52-3Z | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:2k-bit 2-WIRE SERIAL CMOS EEPROM with Permanent Write-Protection |
發(fā)布緊急采購，3分鐘左右您將得到回復。