參數(shù)資料
型號(hào): IS41C82052
廠商: Integrated Silicon Solution, Inc.
英文描述: 2M x 8 DRAM With Fast Page Mode(5V,2M x 8 帶快速頁(yè)模式動(dòng)態(tài)RAM(刷新 2K))
中文描述: 200萬(wàn)× 8的DRAM與快速頁(yè)面模式(5V的,200萬(wàn)× 8帶快速頁(yè)模式動(dòng)態(tài)隨機(jī)存儲(chǔ)器(刷新2k)的)
文件頁(yè)數(shù): 7/17頁(yè)
文件大?。?/td> 170K
代理商: IS41C82052
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
12/19/00
7
IS41C82052
IS41LV82052
ISSI
AC CHARACTERISTICS
(Continued)
(1,2,3,4,5,6)
(Recommended Operating Conditions unless otherwise noted.)
-50
-60
Symbol
Parameter
Min.
Max.
Min.
Max.
Units
t
RWL
Write Command to
RAS
Lead Time
(17)
13
15
ns
t
CWL
Write Command to
CAS
Lead Time
(17, 21)
8
10
ns
t
WCS
Write Command Setup Time
(14, 17, 20)
Data-in Hold Time (referenced to
RAS
)
0
0
ns
t
DHR
39
39
ns
t
ACH
Column-Address Setup Time to
CAS
Precharge during WRITE Cycle
OE
Hold Time from
WE
during
READ-MODIFY-WRITE cycle
(18)
Data-In Setup Time
(15, 22)
Data-In Hold Time
(15, 22)
READ-MODIFY-WRITE Cycle Time
RAS
to
WE
Delay Time during
READ-MODIFY-WRITE Cycle
(14)
CAS
to
WE
Delay Time
(14, 20)
Column-Address to
WE
Delay Time
(14)
Fast Page Mode READ or WRITE
Cycle Time
RAS
Pulse Width
Access Time from
CAS
Precharge
(15)
READ-WRITE Cycle Time
(24)
Data Output Hold after
CAS
LOW
Output Buffer Turn-Off Delay from
CAS
or
RAS
(13,15,19, 24)
Output Disable Delay from
WE
CAS
Setup Time (CBR REFRESH)
(20, 25)
CAS
Hold Time (CBR REFRESH)
( 21, 25)
OE
Setup Time prior to
RAS
during
HIDDEN REFRESH Cycle
Auto Refresh Period
Transition Time (Rise or Fall)
(2, 3)
15
15
ns
t
OEH
8
10
ns
t
DS
t
DH
t
RWC
t
RWD
0
8
0
10
133
77
ns
ns
ns
ns
108
64
t
CWD
t
AWD
t
PC
26
39
20
32
47
25
ns
ns
ns
t
RASP
t
CPA
t
PRWC
t
COH
t
OFF
50
56
5
0
100K
30
12
60
68
5
0
100K
35
15
ns
ns
ns
ns
ns
t
WHZ
t
CSR
t
CHR
t
ORD
3
5
8
0
10
3
5
10
0
10
ns
ns
ns
ns
t
REF
t
T
2,048 Cycles
1
32
50
1
32
50
ms
ns
AC TEST CONDITIONS
Output load: Two TTL Loads and 50 pF (Vcc = 5.0V ±10%)
One TTL Load and 50 pF (Vcc = 3.3V ±10%)
Input timing reference levels: V
IH
= 2.4V, V
IL
= 0.8V (Vcc = 5.0V ±10%);
V
IH
= 2.0V, V
IL
= 0.8V (Vcc = 3.3V ±10%)
Output timing reference levels: V
OH
= 2.0V, V
OL
= 0.8V (Vcc = 5V ±10%, 3.3V ±10%)
相關(guān)PDF資料
PDF描述
IS41LV82052 2M x 8 DRAM With Fast Page Mode(3.3V,2M x 8 帶快速頁(yè)模式動(dòng)態(tài)RAM(刷新 2K))
IS41LV16100A-50T 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IS41LV16100A-50TI 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IS41LV16100A-50TL 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IS41LV16100A-50TLI 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS41C82052-50J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Fast Page Mode DRAM
IS41C82052-50JI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Fast Page Mode DRAM
IS41C82052-50T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Fast Page Mode DRAM
IS41C82052-50TI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Fast Page Mode DRAM
IS41C82052-60J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Fast Page Mode DRAM