參數(shù)資料
型號(hào): IS42S16400A
廠商: Integrated Silicon Solution, Inc.
英文描述: 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
中文描述: 1梅格位× 16位× 4銀行(64兆位)同步動(dòng)態(tài)RAM
文件頁數(shù): 13/55頁
文件大?。?/td> 472K
代理商: IS42S16400A
IS42S16400A
ISSI
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev.C
04/16/03
13
AC ELECTRICAL CHARACTERISTICS
(1,2,3)
- 6
- 7
- 1 0
S y m b o l P a r a m e t e r
Min.
M a x .
Min.
M a x .
Min.
M a x
Units
t
CK3
t
CK2
Clock Cycle Time
CAS
Latency = 3
CAS
Latency = 2
6
7
10
10
ns
ns
10
t
AC3
t
AC2
Access Time From CLK
(4)
CAS
Latency = 3
CAS
Latency = 2
6
9
6
9
7
9
ns
ns
t
CHI
CLK HIGH Level Width
2
2.5
3.5
ns
t
CL
CLK LOW Level Width
2
2.5
3.5
ns
t
OH3
t
OH2
Output Data Hold Time
CAS
Latency = 3
CAS
Latency = 2
2.5
2.5
2.5
2.5
2.5
2.5
ns
ns
t
LZ
Output LOW Impedance Time
0
0
0
ns
t
HZ3
t
HZ2
Output HIGH Impedance Time
(5)
CAS
Latency = 3
CAS
Latency = 2
6
9
6
9
7
9
ns
ns
t
DS
Input Data Setup Time
1.5
1.5
2.0
ns
t
DH
Input Data Hold Time
0.8
0.8
1
ns
t
AS
Address Setup Time
1.5
1.5
2.0
ns
t
AH
Address Hold Time
0.8
0.8
1
ns
t
CKS
CKE Setup Time
1.5
1.5
2.0
ns
t
CKH
CKE Hold Time
0.8
0.8
1
ns
t
CKA
CKE to CLK Recovery Delay Time
1CLK+3
1CLK+3
1CLK+3
ns
t
CS
Command Setup Time (
CS
,
RAS
,
CAS
,
WE
, DQM)1.5
1.5
2.0
ns
t
CH
Command Hold Time (
CS
,
RAS
,
CAS
,
WE
, DQM) 0.8
0.8
1
ns
t
RC
Command Period (REF to REF / ACT to ACT)
60
63
70
ns
t
RAS
Command Period (ACT to PRE)
35
50,000
37
50,000
44
50,000
ns
t
RP
Command Period (PRE to ACT)
16
16
18
ns
t
RCD
Active Command To Read / Write Command Delay Time
16
16
18
ns
t
RRD
Command Period (ACT [0] to ACT[1])
14
14
15
ns
t
DPL3
Input Data To Precharge
Command Delay time
CAS
Latency = 3
2CLK
2CLK
2CLK
ns
t
DPL2
CAS
Latency = 2
2CLK
2CLK
2CLK
ns
t
DAL3
Input Data To Active / Refresh
Command Delay time (During Auto-Precharge)
CAS
Latency = 3
2CLK+t
RP
2CLK+t
RP
2CLK+t
RP
ns
t
DAL2
CAS
Latency = 2
2CLK+t
RP
2CLK+t
RP
2CLK+t
RP
ns
t
T
Transition Time
1
10
1
10
1
10
ns
t
REF
Notes:
1. When power is first applied, memory operation should be started 100 μs after Vcc and Vcc
Q
reach their stipulated voltages. Also
note that the power-on sequence must be executed before starting memory operation.
2. Measured with t
T
= 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V
IH
(min.) and V
IL
(max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time t
HZ
(max.) is defined as the time required for the output voltage to transition by ± 200 mV from V
OH
(min.) or V
OL
(max.)
when the output is in the high impedance state.
Refresh Cycle Time (4096)
64
64
64
ms
相關(guān)PDF資料
PDF描述
IS42S16400B1 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16400B1-7T 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16400C1 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16400C1-6T 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16400C1-6TL 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS42S16400A-7T 制造商:Integrated Silicon Solution Inc 功能描述:DRAM Chip SDRAM 64M-Bit 4Mx16 3.3V 54-Pin TSOP-II 制造商:Integrated Silicon Solution Inc 功能描述:SDRAM, 4M x 16, 54 Pin, Plastic, TSOP
IS42S16400A-7TI 制造商:Integrated Silicon Solution Inc 功能描述:DRAM Chip SDRAM 64M-Bit 4Mx16 3.3V 54-Pin TSOP-II
IS42S16400A-7TI-TR 制造商:Integrated Silicon Solution Inc 功能描述:4Mx16 Synchronous DRAM, 3.3V 7ns 54 TSOP-II, industrial (T&R)
IS42S16400B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16400B_07 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM