- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377560 > IS61LP6436A-166TQ (INTEGRATED SILICON SOLUTION INC) 64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS61LP6436A-166TQ |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM |
| 中文描述： | 64K X 36 CACHE SRAM, 3.5 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 119K |
| 代理商： | IS61LP6436A-166TQ |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
IS61LP6432A
IS61LP6436A
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. B
09/02/05
1
Copyright 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Pentium or linear burst sequence control using
MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
JEDEC 100-Pin TQFP package
Power-down snooze mode
Power Supply:
+3.3V V
DD
+3.3V or 2.5V V
DDQ
(I/O)
Lead-free available
DESCRIPTION
The
ISSI
IS61LP6432A/36A is a high-speed synchronous
static RAM designed to provide a burstable, high-perfor-
mance memory for high speed networking and communica-
tion applications. The IS61LP6432A is organized as 64K
words by 32 bits and the IS61LP6436A is organized as 64K
words by 36 bits. Fabricated with
ISSI
's advanced CMOS
technology, the device integrates a 2-bit burst counter, high-
speed SRAM core, and high-drive capability outputs into a
single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQa,
BW2
controls DQb,
BW3
controls
DQc,
BW4
controls DQd, conditioned by
BWE
being
LOW. A LOW on
GW
input would cause all bytes to be
written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
SEPTEMBER 2005
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-133
4
7.5
133
Units
ns
ns
MHz
64K x 32, 64K x 36 SYNCHRONOUS
PIPELINED STATIC RAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61LP6436A-166TQI | 64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61LP6436A-166TQLI | 64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61LPD102418A | 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM |
| IS61LPD102418A-200B3 | 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM |
| IS61LPD102418A-200B3I | 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61LP6436A-166TQI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61LP6436A-166TQLI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61LPD102418A | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM |
| IS61LPD102418A-200B3 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM |
| IS61LPD102418A-200B3I | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,3.3V or 2.5V I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。