![](http://datasheet.mmic.net.cn/230000/IS61LV6432-117TQI_datasheet_15591011/IS61LV6432-117TQI_8.png)
IS61LV6432
8
Integrated Circuit Solution Inc.
SSR005-0B
READ CYCLE SWITCHING CHARACTERISTICS
(Over Operating Range)
-166
-133
-117
-5
-6
-7
-8
Symbol Parameter
Min. Max.
Min. Max.
Min. Max
Min. Max.
Min. Max.
Min. Max.
Min. Max.
Unit
t
KC
Cycle Time
6
—
7.5
—
8.5
—
10
—
12
—
13
—
15
—
ns
t
KH
Clock High Time
2.4
—
2.8
—
3.0
—
3.5
—
4
—
6
—
6
—
ns
t
KL
Clock Low Time
2.4
—
2.8
—
3.0
—
3.5
—
4
—
6
—
6
—
ns
t
KQ
Clock Access Time
—
5
—
5
—
5
—
5
—
6
—
7
—
8
ns
t
KQX
(2)
Clock High to Output Invalid
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
2
—
2
—
ns
t
KQLZ
(2,3)
Clock High to Output Low-Z
0
—
0
—
0
—
0
—
0
—
0
—
0
—
ns
t
KQHZ
(2,3)
Clock High to Output High-Z
1.5
5
1.5
5
1.5
6
1.5
6
1.5
6
2
6
2
6
ns
t
OEQ
Output Enable to Output Valid
—
5
—
5
—
5
—
5
—
6
—
6
—
6
ns
t
OEQX
(2)
Output Disable to Output Invalid
0
—
0
—
0
—
0
—
0
—
0
—
0
—
ns
t
OELZ
(2,3)
Output Enable to Output Low-Z
0
—
0
—
0
—
0
—
0
—
0
—
0
—
ns
t
OEHZ
(2,3)
Output Disable to Output High-Z
—
3
—
3
—
4
—
4
—
5
—
6
—
6
ns
t
AS
Address Setup Time
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
t
SS
Address Status Setup Time
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
t
WS
Write Setup Time
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
t
CES
Chip Enable Setup Time
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
t
AVS
Address Advance Setup Time
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
2.5
—
ns
t
AH
Address Hold Time
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
t
SH
Address Status Hold Time
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
t
WH
Write Hold Time
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
t
CEH
Chip Enable Hold Time
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
t
AVH
Address Advance Hold Time
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
0.5
—
ns
t
CFG
Configuration Setup
(1)
25
—
30
—
35
—
35
—
45
—
66.7
—
80
—
ns
Notes:
1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.