- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360992 > IS62C1024-55Q (INTEGRATED SILICON SOLUTION INC) 128K x 8 HIGH-SPEED CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS62C1024-55Q |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| 中文描述： | 128K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| 封裝： | PLASTIC, SOP-32 |
| 文件頁(yè)數(shù)： | 7/8頁(yè) |
| 文件大?。?/td> | 423K |
| 代理商： | IS62C1024-55Q |
Integrated Circuit Solution Inc.
7
SR016-0B
IS62C1024
WRITE CYCLE NO. 2 (
CE1
, CE2 Controlled)
(1,2)
DATA UNDEFINED
LOW
t
WC
VALID ADDRESS
t
PWE1
t
AW
t
HA
HIGH-Z
t
HD
t
SA
t
HZWE
ADDRESS
CE
WE
D
OUT
D
IN
OE
DATA
IN
VALID
t
LZWE
t
SD
Notes:
1. The internal write time is defined by the overlap of
CE1
LOW, CE2 HIGH and
WE
LOW. All signals must be in valid states to
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the
rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if
OE
= V
IH
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS62C1024-55T | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-55TI | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-70Q | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-70T | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-35T | 128K x 8 HIGH-SPEED CMOS STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS62C1024-55QI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-55T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-55TI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-55W | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
| IS62C1024-55WI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:128K x 8 HIGH-SPEED CMOS STATIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。