- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377572 > IS62WV5128BLL-55T2I (INTEGRATED SILICON SOLUTION INC) 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS62WV5128BLL-55T2I |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| 中文描述： | 512K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| 封裝： | PLASTIC, TSOP2-32 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 83K |
| 代理商： | IS62WV5128BLL-55T2I |
8
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. A
04/30/03
IS62WV5128ALL, IS62WV5128BLL
ISSI
WRITE CYCLE SWITCHING CHARACTERISTICS
(1,2)
(Over Operating Range)
55 ns
70 ns
Symbol
t
WC
t
SCS1
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
HZWE
(3)
t
LZWE
(3)
Parameter
Write Cycle Time
CS1
to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
WE
Pulse Width
Data Setup to Write End
Data Hold from Write End
WE
LOW to High-Z Output
WE
HIGH to Low-Z Output
Min.
55
45
45
0
0
40
25
0
—
5
Max.
—
—
—
—
—
—
—
—
20
—
Min.
70
60
60
0
0
50
30
0
—
5
Max.
—
—
—
—
—
—
—
—
20
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4V to
V
DD
-0.2V/V
DD
-0.3V and output loading specified in Figure 1.
2.
The internal write time is defined by the overlap of
CS1
LOW and
WE
LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to
terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
AC WAVEFORMS
WRITE CYCLE NO. 1 (
CS1
Controlled,
OE
= HIGH or LOW
)
DATA-IN VALID
DATA UNDEFINED
t
WC
t
SCS1
t
AW
t
HA
t
PWE
t
HZWE
HIGH-Z
t
LZWE
t
SA
t
SD
t
HD
ADDRESS
CS1
WE
DOUT
DIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS62WV5128BLL-55TI | 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV5128BLL-70H | 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV5128BLL-70HI | 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV5128BLL-70T | 512K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV6416ALL | 64K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS62WV5128BLL-55T2I-TR | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 55ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS62WV5128BLL-55T2LI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 55ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS62WV5128BLL-55T2LI-TR | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 55ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS62WV5128BLL-55TI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 55ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS62WV5128BLL-55TI-TR | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4Mb 512Kx8 55ns Async 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。