- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377577 > IS80LV32-40PL (INTEGRATED SILICON SOLUTION INC) CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | IS80LV32-40PL |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| 中文描述： | 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 35/48頁 |
| 文件大?。?/td> | 408K |
| 代理商： | IS80LV32-40PL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
IS80LV52
IS80LV32
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION
MC019-0A
10/01/98
35
ISSI
Power-Saving Modes of Operation
The IS80LV52/32 has two power-reducing modes. Idle
and Power-down. The input through which backup power
is supplied during these operations is Vcc. Figure 23
shows the internal circuitry which implements these
features. In the Idle mode (IDL = 1), the oscillator continues
to run and the Interrupt, Serial Port, and Timer blocks
continue to be clocked, but the clock signal is gated off to
the CPU. In Power-down (PD = 1), the oscillator is frozen.
The Idle and Power-down modes are activated by setting
bits in Special Function Register PCON.
Idle Mode
An instruction that sets PCON.0 is the last instruction
executed before the Idle mode begins. In the Idle mode,
the internal clock signal is gated off to the CPU, but not to
the Interrupt, Timer, and Serial Port functions. The CPU
status is preserved in its entirety: the Stack Pointer,
Program Counter, Program Status Word, Accumulator,
and all other registers maintain their data during Idle. The
port pins hold the logical states they had at the time Idle
was activated. ALE and PSEN hold at logic high levels.
There are two ways to terminate the Idle. Activation of any
enabled interrupt will cause PCON.0 to be cleared by
hardware, terminating the Idle mode. The interrupt will be
serviced, and following RETI the next instruction to be
executed will be the one following the instruction that put
the device into Idle.
The flag bits GF0 and GF1 can be used to indicate whether
an interrupt occurred during normal operation or during an
Idle. For example, an instruction that activates Idle can
also set one or both flag bits. When Idle is terminated by
an interrupt, the interrupt service routine can examine the
flag bits.
The other way of terminating the Idle mode is with a
hardware reset. Since the clock oscillator is still running,
the hardware reset must be held active for only two
machine cycles (24 oscillator periods) to complete the
reset.
The signal at the RST pin clears the IDL bit directly and
asynchronously. At this time, the CPU resumes program
execution from where it left off; that is, at the instruction
following the one that invoked the Idle Mode. As shown in
Figure 22, two or three machine cycles of program
execution may take place before the internal reset algorithm
takes control. On-chip hardware inhibits access to the
internal RAM during his time, but access to the port pins
is not inhibited. To eliminate the possibility of unexpected
outputs at the port pins, the instruction following the one
that invokes Idle should not write to a port pin or to external
data RAM.
Power-down Mode
An instruction that sets PCON.1 is the last instruction
executed before Power-down mode begins. In the Power-
down mode, the on-chip oscillator stops. With the clock
frozen, all functions are stopped, but the on-chip RAM and
Special function Registers are held. The port pins output
the values held by their respective SFRs. ALE and
PSEN
output lows.
In the Power-down mode of operation, Vcc can be reduced
to as low as 2V. However, Vcc must not be reduced before
the Power-down mode is invoked, and Vcc must be restored
to its normal operating level before the Power-down mode
is terminated. The reset that terminates Power-down also
frees the oscillator. The reset should not be activated before
Vcc is restored to its normal operating level and must be held
active long enough to allow the oscillator to restart and
stabilize (normally less than 10 msec).
The only exit from power-down is a hardware reset. Reset
redefines all the SFRs but does not change the on-chip
RAM.
OSC
CLOCK
GEN
PD
XTAL 2
XTAL 1
IDL
CPU
INTERRUPT,
SERIAL PORT,
TIMER BLOCKS
Figure 23. Idle and Power-Down Hardware
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS80LV32-40PLI | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40PQ | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40PQI | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40W | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40WI | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS80LV32-40PLI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40PQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40PQI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40W | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40WI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。