- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377577 > IS80LV32-40PQI (INTEGRATED SILICON SOLUTION INC) CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | IS80LV32-40PQI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| 中文描述： | 8-BIT, 40 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數(shù)： | 12/48頁 |
| 文件大?。?/td> | 408K |
| 代理商： | IS80LV32-40PQI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
IS80LV52
IS80LV32
12
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCE INFORMATION
MC019-0A
10/01/98
ISSI
IP:
Interrupt Priority Register. Bit Addressable.
7
—
6
—
5
4
3
2
1
0
PT2
PS
PT1
PX1
PT0 PX0
Register Description:
—
IP.7
—
IP.6
PT2
IP.5
PS
IP.4
PT1
IP.3
PX1
IP.2
PT0
IP.1
PX0
IP.0
Not implemented, reserve for future use
(3)
Not implemented, reserve for future use
(3)
Defines Timer 2 interrupt priority level
Defines Serial Port interrupt priority level
Defines Timer 1 interrupt priority level
Defines External Interrupt 1 priority level
Defines Timer 0 interrupt priority level
Defines External Interrupt 0 priority level
Notes:
1. In order to assign higher priority to an interrupt the
coresponding bit in the IP register must be set to 1. While an
interrupt service is in progress, it cannot be interrupted by a
lower or same level interrupt.
2. Priority within level is only to resolve simultaneous requests
of the same priority level. From high to low, interrupt sources
are listed below:
IE0
TF0
IE1
TF1
RI or TI
TF2 or EXF2
3.
User software should not write 1s to reserved bits. These bits
may be used in future products to invoke new features.
TCON:
Timer/Counter Control Register. Bit Addressable
7
TF1 TR1
6
5
4
3
2
1
0
TF0
TR0
IE1
IT1
IE0
IT0
Register Description:
TF1
TCON.7
Timer 1 overflow flag. Set by hardware
when the Timer/Counter 1 overflows.
Cleared by hardware as processor
vectors to the interrupt service routine.
Timer 1 run control bit. Set/Cleared by
software to turn Timer/Counter 1 ON/
OFF.
Timer 0 overflow flag. Set by hardware
when the Timer/Counter 0 overflows.
Cleared by hardware as processor
vectors to the interrupt service routine.
Timer 0 run control bit. Set/Cleared by
software to turn Timer/Counter 0 ON/
OFF.
External Interrupt 1 edge flag. Set by
hardware when the External Interrupt
edge is detected. Cleared by hardware
when interrupt is processed.
Interrupt 1 type control bit. Set/Cleared
by software specify falling edge/low
level triggered External Interrupt.
External Interrupt 0 edge flag. Set by
hardware when the External Interrupt
edge is detected. Cleared by hardware
when interrupt is processed.
Interrupt 0 type control bit. Set/Cleared
by software specify falling edge/low
level triggered External Interrupt.
TR1
TCON.6
TF0
TCON.5
TR0
TCON.4
IE1
TCON.3
IT1
TCON.2
IE0
TCON.1
IT0
TCON.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS80LV32-40W | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40WI | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV52-24PL | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV52-24PLI | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV52-24PQ | CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS80LV32-40W | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV32-40WI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV51 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV51-24PL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV51-24PLI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。