參數(shù)資料
型號(hào)： IS80LV51-24W
廠商： INTEGRATED SILICON SOLUTION INC
元件分類(lèi)： 微控制器/微處理器
英文描述： CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
中文描述： 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP40
封裝： 0.600 INCH, PLASTIC, DIP-40
文件頁(yè)數(shù)： 25/43頁(yè)
文件大?。?/td> 339K
代理商： IS80LV51-24W
IS80LV51
IS80LV31
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION
MC018-0A
10/01/98
25
ISSI
INTERRUPT SYSTEM
The IS80LV51/31 provides sic interrupt sources: two
external interrupts, three timer interrupts, and a serial port
interrupt. These are shown in Figure 16.
The External Interrupts
INT0
and
INT1
can each be either
level-activated or transition-activated, depending on bits
IT0 and IT1 in Register TCON. The flags that actually
generate these interrupts are the IE0 and IE1 bits in
TCON. When the service routine is vectored to, hardware
clears the flag that generated an external interrupt only if
the interrupt was transition-activated. If the interrupt was
level-activated, then the external requesting source (rather
than the on-chip hardware) controls the request flag.
The Timer 0 and Timer 1 Interrupts are generated by TF0
and TF1, which are set by a rollover in their respective
Timer/Counter registers (except for Timer 0 in Mode 3).
When a timer interrupt is generated, the on-chip hardware
clears the flag that generated it when the service routine
is vectored to.
The Serial Port Interrupt is generated by the logical OR of
RI and TI. Neither of these flags is cleared by hardware
when the service routine is vectored to. In fact, the service
routine normally must determine whether RI or TI generated
the interrupt, and the bit must be cleared in software.
All of the bits that generate interrupts can be set or cleared
by software, with the same result as though they had been
set or cleared by hardware. That is, interrupts can be
generated and pending interrupts can be canceled in
software.
Each of these interrupt sources can be individually enabled
or disabled by setting or clearing a bit in Special Function
Register IE (interrupt enable) at address 0A8H. As well as
individual enable bits for each interrupt source, there is a
global enable/disable bit that is cleared to disable all
interrupts or set to turn on interrupts (see SFR IE).
Figure 16. Interrupt System
INT1
INTERNAL
SERIAL
PORT
SCON.0
RI
SCON.1
TI
TIMER/COUNTER 1
TCON.7
TF1
EXTERNAL
INT RQST 1
TCON.3
IE1
TIMER/COUNTER 0
TCON.5
TF0
EXTERNAL
INT RQST 0
TCON.1
IE0
INT0
IE.4
IE.3
ET1
IE.2
EX1
IE.1
ET0
IE.0
EX0
IE.7
IP.4
PS
EA
IP.3
PT1
IP.2
PX1
IP.1
PT0
IP.0
PX0
POLLING
HARDWARE
SOURCE
I.D.
HIGH PRIORITY
INTERRUPT
REQUEST
VECTOR
SOURCE
I.D.
LOW PRIORITY
INTERRUPT
REQUEST
VECTOR
ES
相關(guān)PDF資料
PDF描述
IS80LV32 CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV32-24PL CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV32-24PLI CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV32-24PQ CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV32-24PQI CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS80LV51-24WI 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV51-40PL 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV51-40PLI 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV51-40PQ 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
IS80LV51-40PQI 制造商:ISSI 制造商全稱(chēng):Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*