- 您現在的位置：買賣IC網 > PDF目錄360993 > ISD-SR3000 PDF資料下載
參數資料
| 型號： | ISD-SR3000 |
| 文件頁數： | 13/120頁 |
| 文件大?。?/td> | 1293K |
| 代理商： | ISD-SR3000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
1-8
1—HARDWARE
ISD-SR3000
Voice Solutions in Silicon
used in digital telephony (i.e., ISDN or DECT lines). The slave mode is implemented with re-
spect to IOM-2
TM
/CGI specifications.
See Table 1-4 for CODEC options for the ISD-SR3000 (ISD supports compatible CODECS in
addition to those listed below).
The CODEC interface supports the following features:
This CODEC interface uses five signals: CDIN, CDOUT, CCLK, CFSO, and CFS1. The CDIN,
CDOUT, CCLK, and CFSO pins are connected to the first CODEC. The second CODEC (for
speakerphone applications) is connected to CDIN, CDOUT, CCLK, and CFS1 pins. Data is
transferred to the CODEC (for speakerphone applications) through the CDOUT output pin.
Data is read from the CODEC through the CDIN input pin. The CCLK and CFSO pins are output
in Master mode and input in Slave mode. The CFS1 is an output pin.
Master Mode or Slave Mode.
8- or 16-bit channel width.
Long (variable) or short (fixed) frame protocol.
Single or double bit clock rate.
Single or dual channel CODECS
One or two CODECS
Multiple clock and sample rates.
One or two frame sync signals
SHORT FRAME PROTOCOL
When the short frame protocol is configured, eight or sixteen data bits are exchanged with each
CODEC in each frame (i.e., the CFSO cycle). Data transfer begins when CFSO is set to 1 for
one CCLK cycle. The data is then transmitted, bit by bit, via the CDOUT pin. Concurrently, the
received data is shifted in through the CDIN pin. Data is shifted one bit per CCLK cycle. After
the last bit has been shifted, CFS1 is set to 1 for one CCLK cycle. Then, the data from the sec-
ond CODEC is shifted out via CDOUT, concurrently with the inward shift of the data received
via CDIN.
LONG FRAME PROTOCOL
When long frame protocol is configured, eight or sixteen data bits are exchanged with each CO-
DEC, as for the short frame protocol. However, for the long frame protocol, data transfer starts
by setting CFSO to 1 for eight or sixteen CCLK cycles. Short or long frame protocol is available
in both Master and Slave modes.
相關PDF資料 |
PDF描述 |
|---|---|
| ISD1100SERIES | ISD1110/ISD1112 Part2 |
| ISD1200SERIES | ISD1210/ISD1212 Part3 |
| ISD1400_1 | |
| ISD1400_2 | |
| ISD1400_3 | |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISD-T266SA/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SA/Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SP/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
發(fā)布緊急采購，3分鐘左右您將得到回復。