- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10924 > ISD5008PY (Nuvoton Technology Corporation of America)IC VOICE REC/PLAY 4-8MIN 28-DIP PDF資料下載
參數(shù)資料
| 型號： | ISD5008PY |
| 廠商： | Nuvoton Technology Corporation of America |
| 文件頁數(shù)： | 26/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VOICE REC/PLAY 4-8MIN 28-DIP |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 系列： | ISD5008 |
| 接口： | SPI/Microwire |
| 濾波器通頻帶： | 1.7 ~ 3.4kHz |
| 持續(xù)時(shí)間： | 4-8 分鐘 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 28-DIP |
| 產(chǎn)品目錄頁面： | 630 (CN2011-ZH PDF) |
| 配用： | ISD-ES511-ND - EVALUATION SYSTEM FOR ISD5100 ISD-ES501-ND - EVALUATION SYSTEM FOR ISD5008 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
ISD5008
Publication Release Date: Oct 31 2008
- 32 -
Revision 1.2
6.5.2
ISD
record the incoming call, the set up of the chip is modified to add that ability. For the purpose of this
The
SU
E
Through
pa
1.
Select the ANA IN path through the SUM1 MUX—
Bits S1S0 and S1S1 control the state of
Select the SUM1 MUX input (only) to the S1 SUMMING amplifier—
Bits S1M0 and S1M1
UMMING amplifier. These are bits D7 and D8 respectively
and they should be set to the state where D7 is ONE and D8 is ZERO to select
1 MUX (only) path.
mplifier path through the FILTER MUX
—Bit FLS0 controls
the state of the FILTER MUX. This is bit D4 of CFG1 and it should be set to ZERO to
LTER—
Bit FLPD controls the power up state of the
LOWPASS FILTER stage. This is bit D1 of CFG1 and it should be set to ZERO to power
up the LOW PASS FILTER STAGE.
kHz sample rate
—Bits FLD0 and FLD1 select the Low Pass filter setting
this mode, the elements of the original PASS THROUGH mode do not change. The sections of the
CF
CFG1=0000 0000 1100 0101 (hex 00C5).
Sin
wo
Call Record
The call record mode adds the ability to record the incoming phone call. In most applications, the
5008 would first be set up for Feed Through Mode as described above. When the user wishes to
explanation, we will use the 6.4 kHz sample rate during recording.
block diagram of the ISD5008 shows that the Multilevel Storage array is always driven from the
M2 SUMMING amplifier. The path traces back from there through the LOW PASS Filter, TH
FILTER MUX, THE SUM1 SUMMING amplifier, the SUM1 MUX, then from the ANA in amplifier. Feed
Mode has already powered up the ANA IN amp so we only need to power up and enable the
th to the Multilevel Storage array from that point:
the SUM1 MUX. These are bits D9 and D10 respectively of CFG1 and they should be set
to the state where both D9 and D10 are ZERO to select the ANA IN path.
2.
control the state of the SUM1 S
of CFG1
the SUM
3.
Select the SUM1 SUMMING a
select the SUM1 SUMMING amplifier path.
4.
Power up the LOWPASS FI
5.
Select the 6.4
and sample rate to be used during record and playback. These are bits D2 and D3 of
CFG1. To enable the 6.4 kHz sample rate, D2 should be set to ONE and D3 to ZERO.
6.
Select the LOW PASS FILTER input (only) to the SUM2 SUMMING amplifier
—Bits S2M0
and S2M1 control the state of the SUM2 SUMMING amplifier. These are bits D5 and D6
respectively of CFG1 and they should be set to the state where D5 is ZERO and D6 is
ONE to select the LOW PASS FILTER (only) path.
In
chip not required to add the record path remain powered down. In fact, CFG0 does not change and
remains
CFG0=0100 0100 0000 1011 (hex 440B).
G1 changes to
ce CFG0 is not changed, it is only necessary to load CFG1. Note that if only CFG0 was changed, it
uld be necessary to load both registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-24H-CV-S | CONVERTER MOD DC/DC 52V 150W |
| 73S1209F-44IMR/F | IC SMART CARD READER 44-QFN |
| VE-B3Y-IV-F3 | CONVERTER MOD DC/DC 3.3V 99W |
| VI-243-CV-S | CONVERTER MOD DC/DC 24V 150W |
| MAXQ622G-0000+ | IC MCU 16BIT 128KB IR MOD 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISD5008S | 功能描述:IC VOICE REC/PLAY 4-8MIN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008SD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| ISD5008SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Voice Record/Playback Device |
| ISD5008SI | 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008SIR | 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。