參數(shù)資料
型號: ISL12026AIBZ
廠商: Intersil
文件頁數(shù): 4/24頁
文件大?。?/td> 0K
描述: IC RTC/CALENDAR EEPROM 8-SOIC
標準包裝: 980
類型: 時鐘/日歷
特點: 警報器,閏年
時間格式: HH:MM:SS(12/24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: I²C,2 線串口
電源電壓: 2.7 V ~ 5.5 V
電壓 - 電源,電池: 1.8 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 管件
12
FN8231.9
November 30, 2010
DTR Register - DTR2, DTR1, DTR0: Digital
Trimming Register
The digital trimming Bits DTR2, DTR1 and DTR0 adjust the
number of counts per second and average the ppm error to
achieve better accuracy.
DTR2 is a sign bit. DTR2 = 0 means frequency
compensation is > 0. DTR2 = 1 means frequency
compensation is < 0.
DTR1 and DTR0 are scale bits. DTR1 gives 10 ppm
adjustment and DTR0 gives 20 ppm adjustment.
A range from -30ppm to +30ppm can be represented by
using the three DTR bits.
PWR Register: SBIB, BSW
SBIB: - Serial Bus Interface (Enable)
The serial bus can be disabled in battery backup mode by
setting this bit to “1”. This will minimize power drain on the
battery. The Serial Interface can be enabled in battery
backup mode by setting this bit to “0”. (default is “0”). See
BSW: Power Control Bit
The Power Control bit, BSW, determines the conditions for
switching between VDD and Backup Battery. There are two
options.
Option 1. Standard Mode: Set “BSW = 0”
Option 2. Legacy Mode: Set “BSW = 1”
page 22 for important details.
Device Operation
Writing to the Clock/Control Registers
Changing any of the bits of the clock/control registers
requires the following steps:
1. Write a 02h to the Status Register to set the Write Enable
Latch (WEL). This is a volatile operation, so there is no
delay after the write (operation preceded by a start and
ended with a stop).
2. Write a 06h to the Status Register to set both the Register
Write Enable Latch (RWEL) and the WEL bit. This is also
a volatile cycle. The zeros in the data byte are required
(operation proceeded by a start and ended with a stop).
Write all 8 bytes to the RTC registers, or one byte to the SR,
or one to five bytes to the control registers. This sequence
starts with a start bit, requires a slave byte of “11011110” and
an address within the CCR and is terminated by a stop bit. A
write to the EEPROM registers in the CCR will initiate a non-
volatile write cycle and will take up to 20ms to complete. A
write to the RTC registers (SRAM) will require much shorter
cycle time (t = tBUF). Writes to undefined areas have no
effect. The RWEL bit is reset by the completion of a write to
the CCR, so the sequence must be repeated to again initiate
another change to the CCR contents. If the sequence is not
completed for any reason (by sending an incorrect number
of bits or sending a start instead of a stop, for example), the
RWEL bit is not reset and the device remains in an active
mode. Writing all zeros to the status register resets both the
WEL and RWEL bits. A read operation occurring between
any of the previous operations will not interrupt the register
write operation.
Alarm Operation
Since the alarm works as a comparison between the alarm
registers and the RTC registers, it is ideal for notifying a host
processor of a particular time event, which triggers some
action as a result. The host can be notified by either a
hardware interrupt (the IRQ/FOUT pin) or by polling the
Status Register (SR) Alarm bits. These two volatile bits
(AL1for Alarm 1 and AL0 for Alarm 0), indicate if an alarm
has happened. The bits are set on an alarm condition
regardless of whether the
IRQ/FOUT interrupt is enabled. The AL1 and AL0 bits in the
status register are reset by the falling edge of the eighth
clock of status register read.
There are two alarm operation modes: Single Event and
periodic Interrupt Mode:
1. Single Event Mode is enabled by setting the AL0E or
AL1E bit to “1”, the IM bit to “0”, and disabling the
frequency output. This mode permits a one-time match
between the alarm registers and the RTC registers. Once
this match occurs, the AL0 or AL1 bit is set to “1” and the
IRQ/FOUT output will be pulled low and will remain low
until the AL0 or AL1 bit is read, which will automatically
resets it. Both Alarm registers can be set at the same time
TABLE 5. DIGITAL TRIMMING REGISTERS
DTR REGISTER
ESTIMATED FREQUENCY
PPM
DTR2
DTR1
DTR0
00
0
01
0
+10
00
1
+20
01
1
+30
10
0
11
0
-10
10
1
-20
11
1
-30
TABLE 6. VBAT TRIP POINT WITH DIFFERENT BSW SETTING
BSW BIT
VBAT TRIP POINT
(V)
POWER CONTROL SETTING
0
2.2
Standard Mode (ISL12026A)
1VDD < VBAT
Legacy Mode (ISL12026)
ISL12026, ISL12026A
相關(guān)PDF資料
PDF描述
VI-J5L-MZ CONVERTER MOD DC/DC 28V 25W
ISL1208IU8Z-T7A IC RTC/CALENDAR I2C LP 8MSOP
VI-JVR-MZ CONVERTER MOD DC/DC 7.5V 25W
ISL12027AIV27Z-T IC RTC/CALENDAR EEPROM 8TSSOP
AD5114BCPZ10-500R7 IC DGTL POT 32POS 10K 8LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL12026AIBZ-T 功能描述:實時時鐘 REAL TIME CLK/CLNDR W/EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12026AIVZ 功能描述:實時時鐘 REAL TIME CLK/CLNDR W/EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12026AIVZ-T 功能描述:實時時鐘 REAL TIME CLK/CLNDR W/EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12026AW 制造商:Intersil Corporation 功能描述:INKED WAFER SALE, BACKLAP TO 8 MILS, NO INSPECTION REQ. - Rail/Tube
ISL12026IBZ 功能描述:實時時鐘 REAL TIME CLOCK/CALE NDARW/ EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube