VIH SDA and SCL Input Buffer HIGH Voltage 0.7 x V" />
參數(shù)資料
型號: ISL1208IU8Z-TK
廠商: Intersil
文件頁數(shù): 20/24頁
文件大?。?/td> 0K
描述: IC RTC/CALENDAR I2C 8-MSOP
標準包裝: 1,000
類型: 時鐘/日歷
特點: 警報器,閏年,SRAM
存儲容量: 2B
時間格式: HH:MM:SS(12/24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: I²C,2 線串口
電源電壓: 2.7 V ~ 5.5 V
電壓 - 電源,電池: 1.8 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 帶卷 (TR)
5
FN8085.8
September 12, 2008
VIH
SDA and SCL Input Buffer HIGH
Voltage
0.7 x
VDD
VDD +
0.3
V
Hysteresis
SDA and SCL Input Buffer
Hysteresis
0.05 x
VDD
V
VOL
SDA Output Buffer LOW Voltage,
Sinking 3mA
00.4
V
CPIN
SDA and SCL Pin Capacitance
TA = +25°C, f = 1MHz, VDD = 5V, VIN =0V,
VOUT = 0V
10
pF
fSCL
SCL Frequency
400
kHz
tIN
Pulse width Suppression Time at
SDA and SCL Inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
tAA
SCL Falling Edge to SDA Output
Data Valid
SCL falling edge crossing 30% of VDD, until
SDA exits the 30% to 70% of VDD window.
900
ns
tBUF
Time the Bus Must Be Free Before
the Start of a New Transmission
SDA crossing 70% of VDD during a STOP
condition, to SDA crossing 70% of VDD
during the following START condition.
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VDD crossing.
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VDD crossing.
600
ns
tSU:STA
START Condition Setup Time
SCL rising edge to SDA falling edge. Both
crossing 70% of VDD.
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of VDD
to SCL falling edge crossing 70% of VDD.
600
ns
tSU:DAT
Input Data Setup Time
From SDA exiting the 30% to 70% of VDD
window, to SCL rising edge crossing 30% of
VDD
100
ns
tHD:DAT
Input Data Hold Time
From SCL falling edge crossing 30% of VDD
to SDA entering the 30% to 70% of VDD
window.
20
900
ns
tSU:STO
STOP Condition Setup Time
From SCL rising edge crossing 70% of VDD,
to SDA rising edge crossing 30% of VDD.
600
ns
tHD:STO
STOP Condition Hold Time
From SDA rising edge to SCL falling edge.
Both crossing 70% of VDD.
600
ns
tDH
Output Data Hold Time
From SCL falling edge crossing 30% of VDD,
until SDA enters the 30% to 70% of VDD
window.
0ns
tR
SDA and SCL Rise Time
From 30% to 70% of VDD
20 +
0.1 x Cb
300
ns
tF
SDA and SCL Fall Time
From 70% to 30% of VDD
20 +
0.1 x Cb
300
ns
Cb
Capacitive Loading of SDA or SCL Total on-chip and off-chip
10
400
pF
Rpu
SDA and SCL Bus Pull-Up
Resistor Off-Chip
Maximum is determined by tR and tF.
For Cb = 400pF, max is about 2k
Ω to~2.5kΩ.
For Cb = 40pF, max is about 15k
Ω to ~20kΩ
1
k
Ω
NOTES:
5. IRQ and FOUT Inactive.
6. LPMODE = 0 (default).
7. In order to ensure proper timekeeping, the VDD SR- specification must be followed.
8. Typical values are for T = +25°C and 3.3V supply voltage.
9. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
10. Parameter is not 100% tested.
11. These are I2C specific parameters and are not tested, however, they are used to set conditions for testing devices to validate specification.
Serial Interface Specifications
Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
NOTES
MIN
(Note 9)
TYP
(Note 8)
MAX
(Note 9)
UNITS
ISL1208
相關(guān)PDF資料
PDF描述
VI-J44-MZ CONVERTER MOD DC/DC 48V 25W
AD5258BRMZ100 IC POT DGTL I2C 100K 64P 10MSOP
VI-J1Y-MZ CONVERTER MOD DC/DC 3.3V 16.5W
AD5258BRMZ1 IC POT DGTL I2C1K 64P 10MSOP
ISL12008IB8Z-T IC RTC I2C LO-POWER 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL1209 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and Event Detection
ISL1209EVAL 制造商:Intersil Corporation 功能描述:ISL1209 EVALUATION BOARD - Bulk
ISL1209EVALZ 制造商:Intersil Corporation 功能描述:ISL1209EVALZ (PB-FREE ) EVALUATION BOARD - ROHS COMPLIANT - Rail/Tube
ISL1209IP18 制造商:Intersil Corporation 功能描述:LOW POWER RTC WITH BATTERY BACKED SRAM PDIP 18 - Rail/Tube