- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17647 > ISL23425UFVZ (Intersil)IC DGTL POT 256POS 50K 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL23425UFVZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 256POS 50K 14TSSOP |
| 標(biāo)準(zhǔn)包裝： | 960 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 65 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 1.2 V ~ 5.5 V，1.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
ISL23425
13
FN7873.0
June 20, 2011
SERIAL DATA OUTPUT (SDO)
The SDO is a serial data output pin. During a read cycle, the data
bits are shifted out on the falling edge of the serial clock SCK and
will be available to the master on the following rising edge of SCK.
The output type is configured through ACR[1] bit for Push-Pull or
Open Drain operation. Default setting for this pin is Push-Pull. An
external pull-up resistor is required for Open Drain output
operation. When CS is HIGH, the SDO pin is in tri-state (Z) or
high-tri-state (Hi-Z) depends on the selected configuration.
CHIP SELECT (CS)
CS LOW enables the ISL23425, placing it in the active power
mode. A HIGH to LOW transition on CS is required prior to the
start of any operation after power-up. When CS is HIGH, the
ISL23425 is deselected and the SDO pin is at high impedance,
and the device will be in the standby state.
VLOGIC
Digital power source for the logic control section. It supplies an
internal level translator for 1.2V to 5.5V serial bus operation. Use
the same supply as the I2C logic source.
Principles of Operation
The ISL23425 is an integrated circuit incorporating two DCPs
with its associated registers and an SPI serial interface providing
direct communication between a host and the potentiometer.
The resistor array is comprised of individual resistors connected
in series. At either end of the array and between each resistor is
an electronic switch that transfers the potential at that point to
the wiper.
The electronic switches on the device operate in a
“make-before-break” mode when the wiper changes tap
positions.
Voltage at any DCP pins, RHi, RLi or RWi, should not exceed VCC
level at any conditions during power-up and normal operation.
The VLOGIC pin is the terminal for the logic control digital power
source. It should use the same supply as the SPI logic source
which allows reliable communication with a wide range of
microcontrollers and is independent from the VCC level. This is
extremely important in systems where the master supply has
lower levels than DCP analog supply.
DCP Description
Each DCP is implemented with a combination of resistor
elements and CMOS switches. The physical ends of each DCP are
equivalent to the fixed terminals of a mechanical potentiometer
(RHi and RLi pins). The RWi pin of the DCP is connected to
intermediate nodes, and is equivalent to the wiper terminal of a
mechanical potentiometer. The position of the wiper terminal
within the DCP is controlled by an 8-bit volatile Wiper Register
(WRi). When the WR of a DCP contains all zeroes
(WRi[7:0] = 00h), its wiper terminal (RWi) is closest to its “Low”
terminal (RLi). When the WRi register of a DCP contains all ones
(WRi[7:0] = FFh), its wiper terminal (RWi) is closest to its “High”
terminal (RHi). As the value of the WRi increases from all zeroes
(0) to all ones (255 decimal), the wiper moves monotonically
from the position closest to RLi to the position closest to RHi. At
the same time, the resistance between RWi and RLi increases
monotonically, while the resistance between RHi and RWi
decreases monotonically.
While the ISL23425 is being powered up, both WRi are reset to
80h (128 decimal), which positions RWi at the center between
RLi and RHi.
The WRi can be read or written to directly using the SPI serial
interface as described in the following sections.
Memory Description
The ISL23425 contains three volatile 8-bit registers: Wiper Register
WR0, Wiper Register WR1, and Access Control Register (ACR).
Memory map of ISL23425 is shown in Table 1. The Wiper Register
WR0 at address 0, contains current wiper position of DCP0; The
Wiper Register WR1 at address 1 contains current wiper position of
DCP1. The Access Control Register (ACR) at address 10h contains
information and control bits described in Table 2.
The SDO bit (ACR[1]) configures type of SDO output pin. The
default value of SDO bit is 0 for Push-Pull output. The SDO pin
can be configured as Open Drain output for some applications. In
this case, an external pull-up resistor is required, reference the
Shutdown Function
The SHDN bit (ACR[6]) disables or enables shutdown mode for all
DCP channels simultaneously. When this bit is 0, i.e., each DCP is
forced to end-to-end open circuit and each RW shorted to RL
through a 2k serial resistor as shown in Figure 25. Default value
of the SHDN bit is 1.
TABLE 1. MEMORY MAP
ADDRESS
(hex)
VOLATILE
REGISTER NAME
DEFAULT SETTING
(hex)
10
ACR
40
1WR1
80
0WR0
80
TABLE 2. ACCESS CONTROL REGISTER (ACR)
BIT #
7
6
5
4
32
10
NAME/
VALUE
0SHDN
00
0
SDO
0
FIGURE 25. DCP CONNECTION IN SHUTDOWN MODE
2k
RW
RL
RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LB15SKW01-05-GJ | SWITCH PUSHBUTTON SPDT 3A 125V |
| ISL23425TFVZ | IC DGTL POT 256POS 100K 14TSSOP |
| LB15RKW01-12-BJ | SWITCH PUSHBUTTON SPDT 3A 125V |
| LB15RGW01-12-BJ | SWITCH PUSHBUTTON SPDT 3A 125V |
| LB15CKW01-12-CJ | SWITCH PUSHBUTTON SPDT 3A 125V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL23425UFVZ-T7A | 功能描述:數(shù)字電位計(jì) IC 256 TAPVOLATILE SPI DUAL FL RNG IND 14LD RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| ISL23425UFVZ-TK | 功能描述:數(shù)字電位計(jì) IC 256 TAP VOLATILE SPI DL FL RNG DCP 14LD RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| ISL23425WFRUZ-T7A | 功能描述:數(shù)字電位計(jì) IC 256 TAPVOLATILE SPI DUAL FL RNG IND 16LD RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| ISL23425WFRUZ-TK | 功能描述:數(shù)字電位計(jì) IC 256 TAP VOLATILE SPI DL FL RNG DCP 16LD RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| ISL23425WFVZ | 功能描述:數(shù)字電位計(jì) IC 256 TAP VOLATILE SPI DL FL RNG DCP 14LD RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。