- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10593 > ISL26322FVZ-T7A (Intersil)IC ADC 12BIT SPI/SRL 2CH 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL26322FVZ-T7A |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 8/23頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SPI/SRL 2CH 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 80mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類(lèi)型： | 2 個(gè)差分，單極 |
| 其它名稱： | ISL26322FVZ-T7ADKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
ISL26320, ISL26321, ISL26322, ISL26323, ISL26324, ISL26325, ISL26329
16
FN8273.1
September 5, 2013
Serial Digital Interface
The SL26320, ISL26321, ISL26322, ISL26323, ISL26324,
ISL26325 and ISL26329 families utilizes an SPI-compatible
interface to set the device configuration and read conversion
data. This flexible interface provides 3 modes of operation:
Reading After Conversion (RAC), Reading During Conversion
(RDC), and Reading Spanning Conversions (RSC), with an
additional option providing an End of Conversion (EOC) indication
on the SDO output in all 3 modes. The choice of operating mode
is determined by the timing of the signals on the serial interface.
The interface consists of the data clock (SCLK), serial digital
input (SDI), serial digital output (SDO), and the conversion control
input (CNV). From the Idle state (after completion of a prior
conversion), a High-to-Low transition on CNV indicates the
beginning of input signal acquisition, with the Conversion then
initiated by a subsequent Low-to-High transition. When CNV is
Low, input data presented to SDI is latched on the rising edge of
SCLK. Output data will be present at SDO on the falling edge of
SCLK. SDO is in the high-impedance state whenever CNV is High,
and activity on SCLK should be avoided during this time to avoid
corruption of the conversion process. SCLK should be Low when
CNV is High.
During the Nth conversion, output data indicates the conversion
data and configuration settings for the N-1th conversion, while
the current configuration settings apply to the N+1th conversion.
In order to minimize errors due to digital noise coupling, there
should be no activity on the serial interface after the specified
tDATA period. Data should be read before the conversion is
completed to avoid the newer results being overwritten resulting
in a permanent loss of data.
Reading After Conversion Mode Without EOC
In this mode, data transfer always occurs during the Acquisition
phase, supporting the widest variety of interface data rates.
Figure 30 depicts a timing waveform in this mode. From Idle, the
device enters the Acquisition phase when CNV is taken Low. SDO
emerges High from a high-impedance state, waiting for an SCLK
to present the MSB of the current output data word. The
configuration settings can be updated using SDI and at the same
time previous conversion results can be read from SDO. After the
communication is completed or the required acquisition time
(tACQ) has elapsed – whichever is later – CNV transitions High
indicating the start of conversion. CNV must be held High
continuously for a minimum of 3.6s (at 250kSPS) so that the
conversion is completed without enabling EOC. Subsequently
CNV may be asserted Low at any time so that the next
Acquisition phase can begin. This method is suitable for hosts
which operate with lower frequency SCLK.
Note that when using slower SPI rates the data transfer time can
exceed the minimum acquisition time, which will limit the
conversion throughput to less than the maximum specified rate.
For example, a 12-bit data transfer takes 12s with a 1MHz SPI
clock. This adds to the 3.6s conversion time for an effective
throughput of 64ksps.
Reading During Conversion Mode
Without EOC
From Idle, the user initiates the input signal Acquisition mode by
taking CNV Low, and then initiates a conversion after tACQ by
pulsing CNV High. After the conversion starts, data is exchanged
on the serial interface while CNV is held Low (see Figure 31). CNV
must also be asserted High before tDATA to avoid enabling EOC.
This method is ideal for hosts with high SCLK communication
rates to operate the device at the highest conversion rates.
At the end of conversion the device enters the Idle state. After the
host is certain that the conversion is completed (3.6s after
conversion is initiated at 250kSPS) a new acquisition can be
initiated by pulling CNV Low which will initiate the Acquisition state.
Reading Spanning Conversion Mode
Without EOC
In applications desiring slower interface data rates and while still
maintaining maximum possible throughput, RSC mode can be
used to transfer data during both the Acquisition and Conversion
phases, as shown in Figure 32.
Data exchange begins during the Acquisition phase until CNV is
asserted High to initiate a conversion and SDO returns to the
high-impedance state, interrupting the exchange. After CNV is
returned Low, SDO will return to the state prior to the CNV pulse
in order to avoid data loss. Once again data exchange occurs
when CNV is Low. CNV must be asserted High before tDATA in
order to avoid enabling EOC.
At the end of conversion the device enters the Idle state. After
the host is certain that the conversion is completed (3.6s after
conversion is initiated at 250kSPS) a new acquisition can be
initiated by pulling CNV Low, which will take the device back to
Acquisition state from Idle state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL26710IRTZ-T7A | IC ADC 10BIT SRL/SPI 1MSPS 8TDFN |
| VE-J4P-MY-F2 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-25J-IW-F1 | CONVERTER MOD DC/DC 36V 100W |
| 97-3102A-14S-7S | CONN RCPT 3POS BOX MNT W/SKT |
| TA8MSH | CONN RECEPTACLE 8POS MALE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL26323 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-bit, 250kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels |
| ISL26323FBZ | 功能描述:IC ADC 12BIT SPI/SRL 250K 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| ISL26323FBZ-T | 功能描述:IC ADC 12BIT SPI/SRL 250K 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| ISL26323FBZ-T7A | 功能描述:IC ADC 12BIT SPI/SRL 250K 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| ISL26324 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-bit, 250kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。