- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9994 > ISL26710IRTZ-T (Intersil)IC ADC 10BIT SAR 1MSPS 8-TDFN PDF資料下載
參數(shù)資料
| 型號： | ISL26710IRTZ-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 10/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT SAR 1MSPS 8-TDFN |
| 標準包裝： | 6,000 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 8.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-WDFN 裸露焊盤 |
| 供應商設備封裝： | 8-TDFN（3x3） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
ISL26712, ISL26710, ISL26708
18
FN7999.3
September 5, 2012
fundamental. Also referred to as Spurious Free Dynamic Range
(SFDR). Normally, the value of this specification is determined by
the largest harmonic in the spectrum, but for ADCs where the
harmonics are buried in the noise floor, it will be a noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and fb,
any active device with nonlinearities will create distortion products
at sum and difference frequencies of mfa ± nfb where m and n =
0, 1, 2 or 3. Intermodulation distortion terms are those for which
neither m nor n are equal to zero. For example, the second order
terms include (fa + fb) and (fa – fb), while the third order terms
include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa –2fb).
The ISL26712/10/08 is tested using the CCIF standard, where
two input frequencies near the top end of the input bandwidth
are used. In this case, the second order terms are usually
distanced in frequency from the original sine waves, while the
third order terms are usually at a frequency close to the input
frequencies. As a result, the second and third order terms are
specified separately. The calculation of the intermodulation
distortion is as per the THD specification, where it is the ratio of
the rms sum of the individual distortion products to the rms
amplitude of the sum of the fundamentals expressed in dBs.
Aperture Delay
This is the amount of time from the leading edge of the sampling
clock until the ADC actually takes the sample.
Aperture Jitter
This is the sample-to-sample variation in the effective point in
time at which the actual sample is taken.
Full Power Bandwidth
The full power bandwidth of an ADC is that input frequency at
which the amplitude of the reconstructed fundamental is
reduced by 3dB for a full-scale input.
Common-Mode Rejection Ratio (CMRR)
The common-mode rejection ratio is defined as the ratio of the
power in the ADC output at full-scale frequency, f, to the power of
a 250mVP-P sine wave applied to the common-mode voltage of
AIN+ and AIN– of frequency fs shown in Equation 3:
Pfl is the power at frequency f in the ADC output; Pfs is the power
at frequency fs in the ADC output.
Integral Nonlinearity (INL)
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function.
Differential Nonlinearity (DNL)
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Zero-Code Error
This is the deviation of the midscale code transition (111...111 to
000...000) from the ideal AIN+ – AIN– (i.e., 0 LSB).
Positive Gain Error
This is the deviation of the last code transition (011...110 to
011...111) from the ideal AIN+ – AIN– (i.e., +REF – 1 LSB), after
the zero code error has been adjusted out.
Negative Gain Error
This is the deviation of the first code transition (100...000 to
100...001) from the ideal AIN+ – AIN– (i.e., – REF + 1 LSB), after
the zero code error has been adjusted out.
Track and Hold Acquisition Time
The track and hold acquisition time is the minimum time
required for the track and hold amplifier to remain in track mode
for its output to reach and settle to within 0.5 LSB of the applied
input signal.
Power Supply Rejection Ratio (PSRR)
The power supply rejection ratio is defined as the ratio of the
power in the ADC output at full-scale frequency, f, to ADC VDD
supply of frequency fS. The frequency of this input varies from
1kHz to 1MHz as shown by Equation 4.
Pf is the power at frequency f in the ADC output; Pfs is the power
at frequency fs in the ADC output.
Application Hints
Grounding and Layout
The printed circuit board that houses the ISL26712/10/08
should be designed so that the analog and digital sections are
separated and confined to certain areas of the board. This
facilitates the use of ground planes that can be easily separated.
A minimum etch technique is generally best for ground planes
since it gives the best shielding. Digital and analog ground planes
should be joined in only one place, and the connection should be
a star ground point established as close to the GND pin on the
ISL26712/10/08 as possible. Avoid running digital lines under
the device, as this will couple noise onto the die. The analog
ground plane should be allowed to run under the
ISL26712/10/08 to avoid noise coupling.
The power supply lines to the device should use as large a trace
as possible to provide low impedance paths and reduce the
effects of glitches on the power supply line.
Fast switching signals, such as clocks, should be shielded with
digital ground to avoid radiating noise to other sections of the
board, and clock signals should never run near the analog inputs.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
reduces the effects of feed-through the board. A microstrip
technique is by far the best but is not always possible with a
double-sided board.
In this technique, the component side of the board is dedicated
to ground planes, while signals are placed on the solder side.
Good decoupling is also important. All analog supplies should be
decoupled with μF tantalum capacitors in parallel with 0.1μF
capacitors to GND. To achieve the best from these decoupling
components, they must be placed as close as possible to the device.
(EQ. 3)
CMRR dB
()
10
Pfl Pfs
()
log
=
(EQ. 4)
PSRR dB
()
10
Pf Pfs
()
log
=
相關PDF資料 |
PDF描述 |
|---|---|
| XRT73LC03AIV | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| MS3101A22-20S | CONN RCPT 9POS FREE HNG W/SCKT |
| IDT72V263L10PFI8 | IC FIFO 8192X18 10NS 80QFP |
| VI-B6B-IV-F1 | CONVERTER MOD DC/DC 95V 150W |
| IDT72615L50PF8 | IC FIFO BY SYNC 512X18X2 64QFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL26710IRTZ-T7A | 功能描述:模數(shù)轉換器 - ADC 10 BIT 1MSPS SAR ADC IN 8LD 3x3 RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ISL26712 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 10-Bit and 8-Bit, 1MSPS SAR ADCs |
| ISL2671286 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 20kSPS SAR ADC |
| ISL2671286IBZ | 功能描述:模數(shù)轉換器 - ADC 12 BIT SINGLE ENDED 20KHZ SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ISL2671286IBZ-T | 功能描述:模數(shù)轉換器 - ADC 12 BIT SINGLE ENDED 20KHZ SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。