FN6983.1 January 14, 2010 ISL54409, ISL54410 Package Outline Drawing L10.1.8x1.4A 10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 9" />
參數(shù)資料
型號(hào): ISL54410EVAL1Z
廠商: Intersil
文件頁數(shù): 4/13頁
文件大?。?/td> 0K
描述: EVAL BOARD 1 FOR ISL54410
標(biāo)準(zhǔn)包裝: 1
系列: *
12
FN6983.1
January 14, 2010
ISL54409, ISL54410
Package Outline Drawing
L10.1.8x1.4A
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 4, 9/09
Nd and Ne refer to the number of terminals on D (4) and E (6) side,
Dimension b applies to the metallized terminal and is measured
The configuration of the pin #1 identifier is optional, but must be
All dimensions are in millimeters. Tolerances ±0.05mm unless
N is the number of terminals. Total 10 leads.
6.
3.
5.
4.
2.
Dimensioning and tolerancing conform to ASME Y14.5-1994.
1.
NOTES:
BOTTOM VIEW
DETAIL "X"
SIDE VIEW
TYPICAL RECOMMENDED LAND PATTERN
TOP VIEW
6
B
1.40
A
1.80
0.10 C
2X
INDEX AREA
0.10 C
2X
2
1
2
1
0.50
NX 0.40
5
7
PIN #1 ID
(DATUM A)
(DATUM B)
0.10 M C A B
0.05 M C
NX 0.20
10X
5
0.40 BSC
C
0.05 C
0.5
0.10 C
0.05 MAX
SEATING PLANE
NX (0.20)
SECTION "C-C"
e
CC
5
CL
TERMINAL TIP
(0.05 MAX)
0.40
0.127 REF
0.40
0.40 BSC
0.50
0.20
0.40
1.80
0.40
0.20
2.20
1.00
0.60
1.00
LAND PATTERN
10
respectively.
between 0.15mm and 0.30mm from the terminal tip.
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
Maximum package warpage is 0.05mm.
7.
Maximum allowable burrs is 0.076mm in all directions.
8.
JEDEC Reference MO-255.
9.
For additional information, to assist with the PCB Land Pattern
10.
Design effort, see Intersil Technical Brief TB389.
otherwise noted. Angles are in degrees.
相關(guān)PDF資料
PDF描述
A3CKB-2018G IDC CABLE - AKC20B/AE20G/APK20B
2-1906012-1 CA 2.0MM OFNR 50/125,LC SEC RED
A3DDB-3018G IDC CABLE- AKR30B/AE30G/AKR30B
EET-UQ2D681CA CAP ALUM 680UF 200V 20% SNAP
A3AKB-2006G IDC CABLE - ASC20B/AE20G/APK20B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL54410IRTZ-T 功能描述:IC SW USB/AUDIO DUAL SPST 8TDFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源,單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR)
ISL54410IRUZ-T 功能描述:IC SW USB/AUDIO DUAL SPT 10UTQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源,單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR)
ISL54415 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Voltage, Dual SPDT, USB/CVBS/ Audio Switches with Negative Signal Capability
ISL54415IRUZ-T 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:36 系列:- 功能:多路復(fù)用器 電路:2 x 4:1 導(dǎo)通狀態(tài)電阻:75 歐姆 電壓電源:單/雙電源 電壓 - 電源,單路/雙路(±):2 V ~ 12 V,±2 V ~ 6 V 電流 - 電源:- 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:20-SOIC W 包裝:管件
ISL54416 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Voltage, Dual SPDT, USB/CVBS/ Audio Switches with Negative Signal Capability