Input Logic Current, IIH, IL -20 - +20 A Clock Input Current, I
參數資料
型號: ISL5961/2IAZ
廠商: Intersil
文件頁數: 10/13頁
文件大小: 0K
描述: CONV D/A 14-BIT 3.3V 28-TSSOP
標準包裝: 50
位數: 14
數據接口: 并聯(lián)
轉換器數目: 1
電壓電源: 模擬和數字
功率耗散(最大): 120mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 28-TSSOP
包裝: 管件
輸出數目和類型: 2 電流,單極
采樣率(每秒): 250M
6
Input Logic Current, IIH, IL
-20
-
+20
A
Clock Input Current, IIH, IL
-10
-
+10
A
Digital Input Capacitance, CIN
-5
-
pF
TIMING CHARACTERISTICS
Data Setup Time, tSU
See Figure 15
-
1.5
-
ns
Data Hold Time, tHLD
See Figure 15
-
1.5
-
ns
Propagation Delay Time, tPD
See Figure 15
-
1
-
Clock
Period
CLK Pulse Width, tPW1, tPW2
See Figure 15 (Note 3)
2
-
ns
POWER SUPPLY CHARACTERISTICS
AVDD Power Supply
(Note 8)
2.7
3.3
3.6
V
DVDD Power Supply
(Note 8)
2.7
3.3
3.6
V
Analog Supply Current (IAVDD)
3.3V, IOUTFS = 20mA
-
27.5
28.5
mA
3.3V, IOUTFS = 2mA
-
10
-
mA
Digital Supply Current (IDVDD)
3.3V (Note 5)
-
3.7
5
mA
3.3V (Note 6)
-
6.5
8
mA
Supply Current (IAVDD) Sleep Mode
3.3V, IOUTFS = Don’t Care
-
1.5
-
mA
Power Dissipation
3.3V, IOUTFS = 20mA (Note 5)
-
103
111
mW
3.3V, IOUTFS = 20mA (Note 6)
-
110
120
mW
3.3V, IOUTFS = 2mA (Note 5)
-
45
-
mW
Power Supply Rejection
Single Supply (Note 7)
-0.125
-
+0.125
%FSR/V
NOTES:
2. Gain Error measured as the error in the ratio between the full scale output current and the current through RSET (typically 625A). Ideally the
ratio should be 32.
3. Parameter guaranteed by design or characterization and not production tested.
4. Spectral measurements made with differential transformer coupled output and no external filtering. For multitone testing, the same pattern was
used at different clock rates, producing different output frequencies but at the same ratio to the clock rate.
5. Measured with the clock at 130MSPS and the output frequency at 5MHz.
6. Measured with the clock at 200MSPS and the output frequency at 20MHz.
7. See “Definition of Specifications.”
8. Recommended operation is from 3.0V to 3.6V. Operation below 3.0V is possible with some degradation in spectral performance. Reduction in
analog output current may be necessary to maintain spectral performance.
9. See Typical Performance Plots.
Electrical Specifications
AVDD = DVDD = +3.3V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25
oC for All Typical Values (Continued)
PARAMETER
TEST CONDITIONS
TA = -40
oC TO 85oC
UNITS
MIN
TYP
MAX
ISL5961
相關PDF資料
PDF描述
ADA4411-3ARQZ-R7 IC HD/FILTER/BUFFER/MUX 24QSOP
HI5960IAZ-T CONV D/A 14BIT 130MSPS 28-TSSOP
LT1227CN8 IC VIDEO CURRNT FEEDBCK AMP 8DIP
AD817ARZ-REEL7 IC OPAMP LP HS 8-SOIC
AD818ARZ-REEL IC VIDEO OPAMP LP 8-SOIC T/R
相關代理商/技術參數
參數描述
ISL59612IB 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:14-Bit, +3.3V, 130/210MSPS, CommLinkTM High Speed D/A Converter
ISL5961EVAL1 功能描述:ISL5961 -SOICEVALUATION PLATF RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:CommLink™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率(每秒):- 數據接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
ISL5961EVAL2 功能描述:ISL5961 TSSOPEVALUATION PLATF RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:CommLink™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率(每秒):- 數據接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
ISL5961IA 功能描述:IC DAC 14-BIT 130MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數:18 數據接口:串行 轉換器數目:3 電壓電源:模擬和數字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數目和類型:* 采樣率(每秒):*
ISL5961IAZ 功能描述:CONV D/A 14-BIT 3.3V 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓,單極 采樣率(每秒):*