- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10521 > ISL59913IRZ (Intersil)IC RCVR/EQUALZR TRPL DIFF 28-QFN PDF資料下載
參數(shù)資料
| 型號： | ISL59913IRZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR/EQUALZR TRPL DIFF 28-QFN |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 接收器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 0/3 |
| 規(guī)程： | 雙絞線 |
| 電源電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN（4x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1241 (CN2011-ZH PDF) |
9
FN6406.0
December 15, 2006
Applications Information
Logic Control
The ISL59913 has two logical input pins, Chip Enable
(ENABLE) and Switch Gain (X2). The logic circuits all have a
nominal threshold of 1.1V above the potential of the logic
reference pin (VREF). In most applications it is expected that
this chip will run from a +5V, 0V, -5V supply system with logic
being run between 0V and +5V. In this case the logic
reference voltage should be tied to the 0V supply. If the logic
is referenced to the -5V rail, then the logic reference should
be connected to -5V. The logic reference pin sources about
60A and this will rise to about 200A if all inputs are true
(positive).
The logic inputs all source up to 10A when they are held at
the logic reference level. When taken positive, the inputs
sink a current dependent on the high level, up to 50A for a
high level 5V above the reference level.
The logic inputs, if not used, should be tied to the
appropriate voltage in order to define their state.
Control Reference and Signal Reference
Analog control voltages are required to set the equalizer and
contrast levels. These signals are voltages in the range
0V to 1V, which are referenced to the control reference pin. It
is expected that the control reference pin will be tied to 0V
and the control voltage will vary from 0V to 1V. It is; however,
acceptable to connect the control reference to any potential
between -5V and 0V to which the control voltages are
referenced.
The control voltage pins themselves are high impedance.
The control reference pin will source between 0A and
200A depending on the control voltages being applied.
The control reference and logic reference effectively remove
the necessity for the 0V rail and operation from ±5V (or 0V
and 10V) only is possible. However we still need a further
reference to define the 0V level of the single ended output
signal. The reference for the output signal is provided by the
0V pin. The output stage cannot pull fully up or down to either
supply so it is important that the reference is positioned to
allow full output swing. The 0V reference should be tied to a
'quiet ground' as any noise on this pin is transferred directly to
the output. The 0V pin is a high impedance pin and draws DC
bias currents of a few A and similar levels of AC current.
Equalizing
When transmitting a signal across a twisted pair cable, it is
found that the high frequency (above 1MHz) information is
attenuated more significantly than the information at low
frequencies. The attenuation is predominantly due to resistive
skin effect losses and has a loss curve which depends on the
resistivity of the conductor, surface condition of the wire and the
wire diameter. For the range of high performance twisted pair
cables based on 24awg copper wire (CAT-5 etc). These
parameters vary only a little between cable types and in general
cables exhibit the same frequency dependence of loss. (The
lower loss cables can be compared with somewhat longer
lengths of their more lossy brothers.) This enables a single
equalizing law equation to be built into the ISL59913.
With a control voltage applied between pins VCTRL and
VREF, the frequency dependence of the equalization is
shown in Figure 8. The equalization matches the cable loss
up to about 100MHz. Above this, system gain is rolled off
rapidly to reduce noise bandwidth. The roll-off occurs more
rapidly for higher control voltages, thus the system (cable +
equalizer) bandwidth reduces as the cable length increases.
This is desirable, as noise becomes an increasing issue as
the equalization increases.
Typical Performance Curves (Continued)
FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD - QFN EXPOSED
DIEPAD SOLDERED TO PCB PER JESD51-5
θ
JA =
37
°C
/W
QF
N2
8
3.378W
0
50
85
150
4.5
3.5
2.5
1.5
0.5
0
AMBIENT TEMPERATURE (°C)
POW
E
R
DISS
IP
A
T
ION
(W)
25
75
100
125
4
2
1
3
JEDEC JESD51-3 LOW EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD
893mW
θ
JA =
14
0°C
/W
QF
N2
8
0
50
85
150
1.2
0.8
0.6
0.4
0.2
0
AMBIENT TEMPERATURE (°C)
POWE
R
DI
SSI
P
A
TI
ON
(W)
25
75
100
125
1
ISL59910, ISL59913
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2TM-IW-F2 | CONVERTER MOD DC/DC 10V 100W |
| MS3102A22-18S | CONN RCPT 8POS BOX MNT W/SCKT |
| MS3101A18-4P | CONN RCPT 4POS FREE HNG W/PINS |
| LTC2248CUH#PBF | IC ADC 14-BIT 65MSPS 3V 32-QFN |
| VI-J4Z-MX-F4 | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL59913IRZ-EVALZ | 功能描述:EVAL BOARD FOR ISL59913IRZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL59913IRZ-T7 | 功能描述:視頻 IC ISL95210 5V/10AUCK FET INDSTRL TEMP RNG RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| ISL59920 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Analog Video Delay Lines |
| ISL59920_09 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Analog Video Delay Lines |
| ISL59920IRZ | 功能描述:視頻 IC ISL95311W I2C 128POS POS DCP 10KOHM S+/-5 RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。