- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383145 > ISL6316IRZ-T (INTERSIL CORP) Quadruple 2-Input Exclusive-OR Gates 14-PDIP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6316IRZ-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Quadruple 2-Input Exclusive-OR Gates 14-PDIP -40 to 85 |
| 中文描述： | SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PQCC40 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, PLASTIC, MO-220-VJJD-2, QFN-40 |
| 文件頁數(shù)： | 26/29頁 |
| 文件大?。?/td> | 838K |
| 代理商： | ISL6316IRZ-T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁
26
FN9227.0
August 31, 2005
In the solutions to the compensation equations, there is a
single degree of freedom. For the solutions presented in
Equation 33, R
FB
is selected arbitrarily. The remaining
compensation components are then selected according to
Equation 33.
In Equation 33, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V
P-P
is the peak-to-
peak sawtooth signal amplitude as described in Figure 7 and
Electrical Specifications
.
Output Filter Design
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
pulsating voltage at the phase nodes. The output filter also
must provide the transient energy until the regulator can
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter necessarily limits the
system transient response. The output capacitor must supply
or sink load current while the current in the output inductors
increases or decreases to meet the demand.
In high-speed converters, the output capacitor bank is usually
the most costly (and often the largest) part of the circuit.
Output filter design begins with minimizing the cost of this part
of the circuit. The critical load parameters in choosing the
output capacitors are the maximum size of the load step,
I;
the load-current slew rate, di/dt; and the maximum allowable
output-voltage deviation under transient loading,
V
MAX
.
Capacitors are characterized according to their capacitance,
ESR, and ESL (equivalent series inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount
The filter capacitor must have sufficiently low ESL and ESR so
that
V <
V
MAX
.
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination with
bulk capacitors having high capacitance but limited high-
frequency performance. Minimizing the ESL of the high-
frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor ac ripple current (see
Interleaving
and
Equation 2), a voltage develops across the bulk-capacitor
ESR equal to I
C,P-P
(ESR). Thus, once the output capacitors
are selected, the maximum allowable ripple voltage,
V
P-P(MAX)
, determines the lower limit on the inductance.
Since the capacitors are supplying a decreasing portion of the
load current while the regulator recovers from the transient,
the capacitor voltage becomes slightly depleted. The output
inductors must be capable of assuming the entire load current
before the output voltage decreases more than
V
MAX
. This
places an upper limit on inductance.
Equation 36 gives the upper limit on L for the cases when the
trailing edge of the current transient causes a greater output-
voltage deviation than the leading edge. Equation 37
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of the
two results. In each equation, L is the per-channel inductance,
C is the total output capacitance, and N is the number of
active channels.
C
C
0.75V
2
π
f
LC 1
2
π
)
2
f
0
f
HF
LCR
FB
V
P-P
–
(
--------------------------------------------------------------------
=
R
C
V
2
π
--------------------------------------------------------------------
2
f
f
LCR
0.75V
IN
2
π
f
HF
LC 1
–
=
R
1
R
FB
LC
–
)
C ESR
)
--------C ESR
=
C
1
C ESR
R
FB
)
–
----LC
=
C
2
0.75V
2
π
(
)
2
f
0
f
HF
LCR
FB
V
P-P
--------------------------------------------------------------------
=
(EQ. 33)
V
ESL
(
)
di
dt
----
ESR
(
)
I
+
≈
(EQ. 34)
L
ESR
(
)
V
IN
f
S
V
IN
V
P-P MAX
NV
–
-----------------------------------------------------------
V
)
≥
(EQ. 35)
L
O
I
(
)
2
2NCV
V
MAX
I ESR
)
–
≤
(EQ. 36)
L
(
-1.25
V
MAX
)
NC
)
2
I
I ESR
)
–
V
IN
V
O
–
≤
(EQ. 37)
ISL6316
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6401 | Synchronizing Current Mode PWM for Subscriber Line Interface Circuits (SLICs)(用戶線接口電路(SLICs)專用同步電流模式PWM) |
| ISL6401CB-T | Synchronizing Current Mode PWM for Subscriber Line Interface Circuits (SLICs) |
| ISL6401CB | Quadruple 2-Input Exclusive-OR Gates 14-SO -40 to 85 |
| ISL6401CBZ | Synchronizing Current Mode PWM for Subscriber Line Interface Circuits (SLICs) |
| ISL6401CR | Quadruple 2-Input Exclusive-OR Gates 14-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6322CRZ | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ISL6322CRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ISL6322GCRZ | 功能描述:IC CTRLR PWM BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
| ISL6322GCRZ-T | 功能描述:IC CTRLR PWM BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件 |
| ISL6322GIRZ | 功能描述:IC CTRLR PWM BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。