- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353714 > ISL6537ACRZ (INTERSIL CORP) PWM Control Circuit 16-PDIP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | ISL6537ACRZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | PWM Control Circuit 16-PDIP -40 to 85 |
| 中文描述： | 3.3 A DUAL SWITCHING CONTROLLER, 280 kHz SWITCHING FREQ-MAX, PQCC28 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, PLASTIC, MO-220VJJC, QFN-28 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 488K |
| 代理商： | ISL6537ACRZ |
12
FN9143.3
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the ISL6537A) and the impedance networks ZIN
and ZFB. The goal of the compensation network is to provide
a closed loop transfer function with the highest 0dB crossing
frequency (f0dB) and adequate phase margin. Phase margin
is the difference between the closed loop phase at f0dB and
180 degrees. The equations below relate the compensation
network’s poles, zeros and gain to the components (R1, R2,
R3, C1, C2, and C3) in Figure 3. Use these guidelines for
locating the poles and zeros of the compensation network:
1. Pick Gain (R2/R1) for desired converter bandwidth.
2. Place 1ST Zero Below Filter’s Double Pole (~75% FLC).
3. Place 2ND Zero at Filter’s Double Pole.
4. Place 1ST Pole at the ESR Zero.
5. Place 2ND Pole at Half the Switching Frequency.
6. Check Gain against Error Amplifier’s Open-Loop Gain.
7. Estimate Phase Margin - Repeat if Necessary.
Compensation Break Frequency Equations
Figure 4 shows an asymptotic plot of the DC-DC converter’s
gain vs. frequency. The actual Modulator Gain has a high gain
peak due to the high Q factor of the output filter and is not
shown in Figure 6. Using the above guidelines should give a
Compensation Gain similar to the curve plotted. The open
loop error amplifier gain bounds the compensation gain.
Check the compensation gain at FP2 with the capabilities of
the error amplifier. The Closed Loop Gain is constructed on
the graph of Figure 4 by adding the Modulator Gain (in dB) to
the Compensation Gain (in dB). This is equivalent to
multiplying the modulator transfer function to the
compensation transfer function and plotting the gain.
The compensation gain uses external impedance networks
ZFB and ZIN to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin.
Output Voltage Selection
The output voltage of all the external voltage regulators can
be programmed to any level between their individual input
voltage and the internal reference, 0.8V. An external resistor
divider is used to scale the output voltage relative to the
reference voltage and feed it back to the inverting input of the
error amplifier, refer to the Typical Application on page 3.
The output voltage programming resistor will depend on the
value chosen for the feedback resistor and the desired
output voltage of the particular regulator.
If the output voltage desired is 0.8V, simply route the output
voltage back to the respective FB pin through the feedback
resistor and do not populate the output voltage programming
resistor.
The output voltage for the internal VTT_DDR linear regulator
is set internal to the ISL6537A to track the VDDQ voltage by
50%. There is no need for external programming resistors.
F
LC
1
2
π x L
O
x C
O
-------------------------------------------
=
F
ESR
1
2
π x ESR x C
O
--------------------------------------------
=
FZ1
1
2
π x R
2 x C1
------------------------------------
=
FZ2
1
2
π x R
1
R3
+
() x C
3
-------------------------------------------------------
=
FP1
1
2
π x R
2 x
C1 x C2
C1 C2
+
----------------------
---------------------------------------------------------
=
FP2
1
2
π x R
3 x C3
------------------------------------
=
100
80
60
40
20
0
-20
-40
-60
FP1
FZ2
10M
1M
100K
10K
1K
100
10
OPEN LOOP
ERROR AMP GAIN
FZ1
FP2
20LOG
FLC
FESR
COMPENSATION
GA
IN
(
d
B)
FREQUENCY (Hz)
GAIN
20LOG
(VIN/VOSC)
MODULATOR
GAIN
(R2/R1)
FIGURE 4. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
CLOSED LOOP
GAIN
R4
R1
0.8V
×
V
DDQ
0.8V
∠
-------------------------------------
=
R8
R5
0.8V
×
V
GMCH
0.8V
∠
-----------------------------------------
=
R10
R9
0.8V
×
V
xxxxxxxxxxxx
0.8V
∠
------------------------------------------------------------
=
R12
R11
0.8V
×
V
DAC
0.8V
∠
------------------------------------
=
TT_GMCH/CPU
ISL6537A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6537ACRZ-T | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL4260EIR-T | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| ISL4270EIR-T | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| ISL6410IUZ-T | Single Synchronous Buck Regulators with Integrated FET |
| ISL6410IR | Single Synchronous Buck Regulators with Integrated FET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6537ACRZR5160 | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537ACRZ-T | 功能描述:IC REG/CTLR ACPI DUAL DDR 28QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 應用:熱電冷卻器 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.173"，4.40mm 寬）裸露焊盤 供應商設備封裝:28-TSSOP 裸露焊盤 包裝:管件 產(chǎn)品目錄頁面:1410 (CN2011-ZH PDF) |
| ISL6537ACRZ-TR5160 | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537CR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6537CR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。