- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383171 > ISL8701AIBZ (INTERSIL CORP) Adjustable Quad Sequencer PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL8701AIBZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | Adjustable Quad Sequencer |
| 中文描述： | DSP-ADDRESS SEQUENCER, PDSO14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-012AB, SOIC-14 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 285K |
| 代理商： | ISL8701AIBZ |
3
FN6381.0
October 12, 2006
Pin Descriptions
PINS
PIN NAME
FUNCTION DESCRIPTION
8700A 8701A 8702A 8703A 8704A 8705A
NA
1
NA
1
NA
1
ENABLE#_D Active low open drain sequenced output. Sequenced on after ENABLE#_C and first output
to sequence off for the ISL8701A, ISL8703A, ISL8705A. Tracks V
IN
upon bias.
ENABLE_D Active high open drain sequenced output. Sequenced on after ENABLE_C and first output
to sequence off for the ISL8700A, ISL8702A, ISL8704A. Pulls low with V
IN
< 1V.
ENABLE#_C Active low open drain sequenced output. Sequenced on after ENABLE#_B and sequenced
off after ENABLE#_D for the ISL8701A, ISL8703A, ISL8705A. Tracks V
IN
upon bias.
ENABLE_C Active high open drain sequenced output. Sequenced on after ENABLE_B and sequenced
off after ENABLE_D for the ISL8700A, ISL8702A, ISL8704A. Pulls low with V
IN
< 1V.
ENABLE#_B Active low open drain sequenced output. Sequenced on after ENABLE#_A and sequenced
off after ENABLE#_C for the ISL8701A, ISL8703A, ISL8705A. Tracks V
IN
upon bias.
ENABLE_B Active high open drain sequenced output. Sequenced on after ENABLE_A and sequenced
off after ENABLE_C for the ISL8700A, ISL8702A, ISL8704A. Pulls low with V
IN
< 1V.
ENABLE#_A Active low open drain sequenced output. Sequenced on after CTIME period and sequenced
off after ENABLE#_B for the ISL8701A, ISL8703A, ISL8705A. Tracks V
IN
upon bias.
ENABLE_A Active high open drain sequenced output. Sequenced on after CTIME period and
sequenced off after ENABLE_B for the ISL8700A, ISL8702A, ISL8704A. Pulls low with V
IN
< 1V.
1
NA
1
NA
1
NA
NA
2
NA
2
NA
2
2
NA
2
NA
2
NA
NA
3
NA
3
NA
3
3
NA
3
NA
3
NA
NA
4
NA
4
NA
4
4
NA
4
NA
4
NA
5
5
5
5
5
5
OV
The voltage on this pin must be under its 1.22V Vth or the four ENABLE outputs will be
immediately pulled down. Conversely the 4 ENABLE# outputs will be released to be pulled
high via external pull-ups.
6
6
6
6
6
6
UV
The voltage on this pin must be over its 1.22V Vth or the four ENABLE outputs will be
immediately pulled down. Conversely the 4 ENABLE# outputs will be released to be pulled
high via external pull-ups.
7
7
7
7
7
7
GND
IC ground.
NA
NA
8
8
8
8
FAULT
The V
IN
voltage when not within the desired UV to OV window will cause FAULT to be
released to be pulled high to a voltage equal to or less than V
IN
via an external resistor.
This pin provides a sequence on signal input with a high input. Internally pulled high to ~2.4V.
NA
NA
9
9
NA
NA
SEQ_EN
NA
NA
NA
NA
9
9
SEQ_EN#
This pin provides a sequence on signal input with a low input. Internally pulled high to ~2.4V.
10
10
10
10
10
10
TIME
This pin provides a 2.6μA current output so that an adjustable V
IN
valid to sequencing on
and off start delay period is created with a capacitor to ground.
11
11
11
11
11
11
TB
A resistor connected from this pin to ground determines the time delay from ENABLE_A
being active to ENABLE _B being active on turn-on and also going inactive on turn-off via
the SEQ_IN input.
12
12
12
12
12
12
TC
A resistor connected from this pin to ground determines the time delay from ENABLE_B
being active to ENABLE _C being active on turn-on and also going inactive on turn-off via
the SEQ_IN input.
13
13
13
13
13
13
TD
A resistor connected from this pin to ground determines the time delay from ENABLE_C
being active to ENABLE _D being active on turn-on and also going inactive on turn-off via
the SEQ_IN input.
14
14
14
14
14
14
V
IN
IC Bias Pin Nominally 3.3V to 24V
This pin requires a 1
μ
F decoupling capacitor close to IC pin.
ISL8700A, ISL8701A, ISL8702A, ISL8703A, ISL8704A, ISL8705A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL8702AIBZ | Adjustable Quad Sequencer |
| ISL8703AIBZ | Adjustable Quad Sequencer |
| ISL8704AIBZ | Adjustable Quad Sequencer |
| ISL870XAEVAL1 | Adjustable Quad Sequencer |
| ISL8723 | Power Sequencing Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL8701AIBZ-T | 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISL8701IBZ | 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISL8701IBZ-T | 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISL8702AIBZ | 功能描述:監(jiān)控電路 ADJ QUAD SEQNCR - 14 NSOIC W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISL8702AIBZ-T | 功能描述:監(jiān)控電路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。