參數(shù)資料
型號: ISL8723IRZ
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: Power Sequencing Controllers
中文描述: 4-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC24
封裝: 4 X 4 MM, ROHS COMPLIANT, PLASTIC, QFN-24
文件頁數(shù): 2/15頁
文件大小: 276K
代理商: ISL8723IRZ
2
FN6413.0
December 21, 2006
FIGURE 1. TYPICAL ISL8723 APPLICATION USAGE
AOUT
AIN
BIN
CIN
DIN
BOUT
COUT
DOUT
UVLO_B
UVLO_C
UVLO_A
UVLO_D
A
D
D
D
D
D
D
D
D
ENABLE
SYSRST#
GROUND
B
C
D
RESET#
VDD
G
G
G
G
Pin Descriptions
PIN
#
PIN NAME
FUNCTION
DESCRIPTION
23
VDD
Chip Bias
Bias IC from nominal 2.5V to 5V
10
GND
Bias Return
IC ground
1
ENABLE/
ENABLE#
Input to start on/off
sequencing.
Input to initiate the start of the programmed sequencing of supplies on or off. Enable functionality is
disabled for 10ms after UVLO is satisfied. ISL8723 has ENABLE. ISL8724 has ENABLE#.
24
RESET#
RESET# Output
RESET# provides a high signal ~160ms after all GATEs are fully enhanced. This delay is for stabilization
of output voltages. RESET# will assert low upon any UVLO not being satisfied or ENABLE/ENABLE#
being deasserted. The RESET# output is an open drain N-channel FET and is guaranteed to be in the
correct state for VDD down to 1V and is filtered to ignore fast transients on VDD and UVLO_X.
20
UVLO_A
Under Voltage Lock
Out/Monitoring
Input
These inputs provide for a programmable UV lockout referenced to an internal 0.631V reference and
are filtered to ignore short (<7μs) transients below programmed UVLO level.
12
UVLO_B
17
UVLO_C
14
UVLO_D
21
DLY_ON_A
Gate On Delay
Timer Output
Allows for programming the delay and sequence for V
OUT
turn-on using a capacitor to ground. Each
cap is charged with 1μA, 10ms after turn-on initiated by ENABLE/ENABLE# with an internal current
source providing delayed enhancement of the associated FETs GATE to turn-on.
8
DLY_ON_B
16
DLY_ON_C
15
DLY_ON_D
18
DLY_OFF_A
Gate Off Delay
Timer Output
Allows for programming the delay and sequence for V
OUT
turn-off through ENABLE/ENABLE# via a
capacitor to ground. Each cap is charged with a 1μA internal current source to an internal reference
voltage causing the corresponding gate to be pulled down thus turning-off the FET.
13
DLY_OFF_B
3
DLY_OFF_C
4
DLY_OFF_D
2
GATE_A
FET Gate Drive
Output
Drives the external FETs with a 10μA current source to soft start ramp into the load. During sequence
off, 10μA is sunk from this pin to control the FET turn-off. During a turn-off due to a fault, the gate will
sink ~75mA to ensure a rapid turn-off.
5
GATE_B
6
GATE_C
7
GATE_D
ISL8723, ISL8724
相關(guān)PDF資料
PDF描述
ISL8723IRZ-T Power Sequencing Controllers
ISL8724 Power Sequencing Controllers
ISL8724IRZ Power Sequencing Controllers
ISL8724IRZ-T Power Sequencing Controllers
ISL88015IH5Z-TK 5 Ld Voltage Supervisors with Adjustable Power-On Reset, Dual Voltage Monitoring or Watchdog Timer Capability
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL8723IRZR5369 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL8723IRZ-T 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL8723IRZ-TR5369 制造商:Intersil Corporation 功能描述:
ISL8724IRZ 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL8724IRZ-T 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)