參數資料
| 型號： | ISL90810WIU8 |
| 廠商： | Intersil |
| 文件頁數： | 10/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP 256-TAP 10KOHM 8-MSOP |
| 標準包裝： | 80 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 10k |
| 電路數： | 1 |
| 溫度系數： | 標準值 ±35 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-MSOP |
| 包裝： | 管件 |
8
FN8234.2
November 10, 2006
Principles of Operation
The ISL90810 is an integrated circuit incorporating one DCP
with its associated registers, and an I2C serial interface
providing direct communication between a host and the
potentiometer.
DCP Description
The DCP is implemented with a combination of resistor
elements and CMOS switches. The physical ends of the
DCP are equivalent to the fixed terminals of a mechanical
potentiometer (RH and RL pins). The RW pin of the DCP is
connected to intermediate nodes, and is equivalent to the
wiper terminal of a mechanical potentiometer. The position
of the wiper terminal within the DCP is controlled by an 8-bit
volatile Wiper Register (WR). When the WR of the DCP
contains all zeroes (WR[7:0]: 00h), its wiper terminal (RW) is
closest to its “Low” terminal (RL). When the WR of the DCP
contains all ones (WR[7:0]: FFh), its wiper terminal (RW) is
closest to its “High” terminal (RH). As the value of the WR
increases from all zeroes (0 decimal) to all ones (255
decimal), the wiper moves monotonically from the position
closest to RL to the closest to RH. At the same time, the
resistance between RW and RL increases monotonically,
while the resistance between RH and RW decreases
monotonically.
While the ISL90810 is being powered up, The WR is reset to
80h (128 decimal), which locates RW roughly at the center
between RL and RH.
The WR can be read or written to directly using the I2C serial
interface as described in the following sections. The I2C
interface Address Byte has to be set to 00hex to access the
WR.
I2C Serial Interface
The ISL90810 supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the
device being controlled is the slave. The master always
initiates data transfers and provides the clock for both
transmit and receive operations. Therefore, the ISL90810
operates as a slave device in all applications.
All communication over the I2C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line must change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions (See
Figure 15). On power-up of the ISL90810 the SDA pin is in
the input mode.
All I2C interface operations must begin with a START
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH. The ISL90810 continuously monitors the SDA
and SCL lines for the START condition and does not
respond to any command until this condition is met (See
Figure 15). A START condition is ignored during the power-
up for the device.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while
SCL is HIGH (See Figure 15) A STOP condition at the end of
a read operation, or at the end of a write operation places
the device in its standby mode.
An acknowledge (ACK) is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (See Figure 16).
FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)
FIGURE 14. LARGE SIGNAL SETTLING TIME
Typical Performance Curves (Continued)
Wiper Movement Mid Point
From 80h to 7fh
Signal at Wiper (Wiper Unloaded)
SCL
Signal at Wiper
(Wiper Unloaded Movement
From ffh to 00h)
ISL90810
相關PDF資料 |
PDF描述 |
|---|---|
| ISL90840WIV2027ZT2 | IC XDCP 256-TAP 10KOHM TSSOP-20 |
| ISL90841WIV1427Z | IC XDCP 256-TAP 10KOHM TSSOP-14 |
| ISL90842UIV1427Z | IC DCP 256-TAP 50KOHM TSSOP-14 |
| ISL90843UIU1027Z-TK | IC XDCP 256-TAP 50OHM 10-MSOP |
| ISL95310WIU10Z | IC XDCP 128-TAP 10KOHM 10-MSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL90810WIU8-TK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/I2C Bus/256 Taps |
| ISL90810WIU8Z | 功能描述:IC XDCP 256-TAP 10KOHM 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數:2 溫度系數:標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL90810WIU8Z-TK | 功能描述:IC POT DGTL 10K OHM 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| ISL90840 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise, Low Power I2C Bus, 256 Taps |
| ISL90840_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled Potentiometers (XDCP) |
發(fā)布緊急采購，3分鐘左右您將得到回復。