
Philips Semiconductors
ISP1582
Hi-Speed USB peripheral controller
Preliminary data
Rev. 03 — 25 August 2004
32 of 66
9397 750 13699
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The following registers are indexed:
Buffer Length
Buffer Status
Control Function
Data Port
Endpoint MaxPacketSize
Endpoint Type.
For example, to access the OUT data buffer of endpoint 1 using the Data Port
register, the Endpoint Index register has to be written first with 02h.
Remark:
The Endpoint Index register and the DMA Endpoint Index register must not
point to the same endpoint.
Table 30:
Bit
Symbol
Reset
Bus reset
Access
Endpoint Index register: bit allocation
7
reserved
-
-
R/W
6
5
4
3
2
1
0
EP0SETUP
0
0
R/W
ENDPIDX[3:0]
0
0
R/W
DIR
0
0
R/W
-
-
0
0
0
0
0
0
R/W
R/W
R/W
R/W
Table 31:
Bit
7 to 6
5
Endpoint Index register: bit description
Symbol
Description
-
reserved
EP0SETUP
Selects the SETUP buffer for endpoint 0.
0 —
EP0 data buffer
1 —
SETUP buffer.
Must be logic 0 for access to other endpoints than endpoint 0.
ENDPIDX[3:0]
Endpoint Index:
Selects the target endpoint for register access of
Buffer Length, Control Function, Data Port, Endpoint Type and
MaxPacketSize.
DIR
Direction bit:
Sets the target endpoint as IN or OUT.
4 to 1
0
0 —
target endpoint refers to OUT (RX) FIFO
1 —
target endpoint refers to IN (TX) FIFO.
Table 32:
Buffer name
SETUP
Data OUT
Data IN
Addressing of endpoint 0 buffers
EP0SETUP
1
0
0
ENDPIDX
00h
00h
00h
DIR
0
0
1