Specifications ispLSI 1024 2 The device also has 48 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individu" />
參數資料
型號: ISPLSI 1024-60LJ
廠商: Lattice Semiconductor Corporation
文件頁數: 8/14頁
文件大?。?/td> 0K
描述: IC PLD ISP 48I/O 20NS 68PLCC
標準包裝: 18
系列: ispLSI® 1000
可編程類型: 系統(tǒng)內可編程
最大延遲時間 tpd(1): 20.0ns
電壓電源 - 內部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數目: 24
門數: 4000
輸入/輸出數: 48
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應商設備封裝: 68-PLCC(24.23x24.23)
包裝: 管件
其它名稱: ISPLSI1024-60LJ
Specifications ispLSI 1024
2
The device also has 48 I/O cells, each of which is directly
connected to an I/O pin. Each I/O cell can be individually
programmed to be a combinatorial input, registered in-
put, latched input, output or
bi-directional
I/O pin with 3-state control. Additionally, all outputs are
polarity selectable, active high or active low. The signal
levels are TTL compatible voltages and the output drivers
can source 4 mA or sink 8 mA.
Eight GLBs, 16 I/O cells, two dedicated inputs and one
ORP are connected together to make a Megablock (see
figure 1). The outputs of the eight GLBs are connected
to a set of 16 universal I/O cells by the ORP. The I/O cells
within the Megablock also share a common Output
Enable (OE) signal. The ispLSI 1024 device contains
three of these Megablocks.
Functional Block Diagram
Figure 1.ispLSI 1024 Functional Block Diagram
Y
0
Y
1
Y
2
Y
3
I/O 0
I/O 1
I/O 2
I/O 3
IN 5
IN 4
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 47
I/O 46
I/O 45
I/O 44
I/O 43
I/O 42
I/O 41
I/O 40
I/O 39
I/O 38
I/O 37
I/O 36
I/O 35
I/O 34
I/O 33
I/O 32
I/O
17
I/O
16
I/O
18
I/O
19
I/O
20
I/O
21
I/O
22
I/O
23
I/O
24
I/O
25
I/O
26
I/O
27
I/O
28
I/O
29
I/O
30
I/O
31
I/O 4
I/O 5
RESET
Global
Routing
Pool
(GRP)
Output Routing Pool (ORP)
CLK 0
CLK 1
CLK 2
IOCLK 0
IOCLK 1
Clock
Distribution
Network
B0
B1
B2
B3
B4
B5
B6
B7
A0
A1
A2
A3
A4
A5
A6
A7
C7
C6
C5
C4
C3
C2
C1
C0
Output
Routing
P
ool
(ORP)
Generic
Logic Blocks
(GLBs)
Megablock
Output
Routing
P
ool
(ORP)
lnput
Bus
Input
Bus
ispEN
Input Bus
0139D_1024.eps
SDI/IN 0
SDO/IN 1
SCLK/IN 2
MODE/IN 3
The GRP has as its inputs the outputs from all of the GLBs
and all of the inputs from the bi-directional I/O cells. All of
these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI 1024 device are selected using the
Clock Distribution Network. Four dedicated clock pins
(Y0, Y1, Y2 and Y3) are brought into the distribution
network, and five clock outputs (CLK 0, CLK 1, CLK 2,
IOCLK 0 and IOCLK 1) are provided to route clocks to the
GLBs and I/O cells. The Clock Distribution Network can
also be driven from a special clock GLB (B4 on the ispLSI
1024 device). The logic of this GLB allows the user to
create an internal clock from a combination of internal
signals within the device.
ALL
DEVICES
DISCONTINUED
相關PDF資料
PDF描述
VI-25K-CY-F4 CONVERTER MOD DC/DC 40V 50W
ISPLSI 1024EA-100LT100 IC PLD ISP 48I/O 4.5NS 100TQFP
VI-25K-CY-F2 CONVERTER MOD DC/DC 40V 50W
THJB106K016RJN CAP TANT 10UF 16V 10% 1210
VI-25K-CY-F1 CONVERTER MOD DC/DC 40V 50W
相關代理商/技術參數
參數描述
ispLSI1024-60LJ 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ispLSI1024-60LJI 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI1024-60LT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
ISPLSI1024-60LTI 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI1024-80LJ 制造商:Lattice Semiconductor Corporation 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:COMPLEX-EEPLD, 96-CELL, 20NS PROP DELAY, 68 Pin, Plastic, PLCC