Specifications ispLSI 1032 10 Pin Description Input —Dedicated in-system programming enable input pin. This pin is brought low to enable the pr" />
參數(shù)資料
型號(hào)： ISPLSI 1032-60LT
廠商： Lattice Semiconductor Corporation
文件頁(yè)數(shù)： 3/17頁(yè)
文件大?。?/td> 0K
描述： IC PLD ISP 64I/O 20NS 100TQFP
標(biāo)準(zhǔn)包裝： 90
系列： ispLSI® 1000
可編程類(lèi)型： 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1)： 20.0ns
電壓電源 - 內(nèi)部： 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目： 32
門(mén)數(shù)： 6000
輸入/輸出數(shù)： 64
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤(pán)
其它名稱(chēng)： ISPLSI1032-60LT
Specifications ispLSI 1032
10
Pin Description
Input —Dedicated in-system programming enable input pin. This pin
is brought low to enable the programming mode. The MODE, SDI,
SDO and SCLK options become active.
Input —This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as an input
pin to load programming data into the device. SDI/IN 0 also is used as
one of the two control pins for the isp state machine.
Input —This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as a pin to
control the operation of the isp state machine.
Input/Output —This pin performs two functions. It is a dedicated input
pin when ispEN is logic high. When ispEN is logic low, it functions as
an output pin to read serial shift register data.
Input —This pin performs two functions. It is a dedicated input when
ispEN is logic high. When ispEN is logic low, it functions as a clock pin
for the Serial Shift Register.
Name
PLCC Pin Numbers
Description
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
I/O 0 - I/O 3
26,
27,
28,
29,
I/O 4 - I/O 7
30,
31,
32,
33,
I/O 8 - I/O 11
34,
35,
36,
37,
I/O 12 - I/O 15
38,
39,
40,
41,
I/O 16 - I/O 19
45,
46,
47,
48,
I/O 20 - I/O 23
49,
50,
51,
52,
I/O 24 - I/O 27
53,
54,
55,
56,
I/O 28 - I/O 31
57,
58,
59,
60,
I/O 32 - I/O 35
68,
69,
70,
71,
I/O 36 - I/O 39
72,
73,
74,
75,
I/O 40 - I/O 43
76,
77,
78,
79,
I/O 44 - I/O 47
80,
81,
82,
83,
I/O 48 - I/O 51
3,
4,
5,
6,
I/O 52 - I/O 55
7,
8,
9,
10,
I/O 56 - I/O 59
11,
12,
13,
14,
I/O 60 - I/O 63
15,
16,
17,
18
IN 4 - IN 7
67,
84,
2,
19
Dedicated input pins to the device.
Active Low (0) Reset pin which resets all of the GLB and I/O registers
in the device.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB on the
device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB and/or
any I/O cell on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any I/O cell on the
device.
ispEN
23
SDI/IN 01
25
MODE/IN 11
42
SDO/IN 21
44
SCLK/IN 31
61
GND
1,
22,
43,
64
VCC
21,
65
Ground (GND)
V
CC
RESET
24
Y0
20
Y1
66
Y2
63
Y3
62
1. Pins have dual function capability
ALL
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
GCC07DREF-S13 CONN EDGECARD 14POS .100 EXTEND
LLM215C70G225ME11L CAP CER 2.2UF 4V 20% X7S 0805
LC4256V-75TN100E IC CPLD 256MACROCELLS 100TQFP
GRM32DR73A223KW01L CAP CER 0.022UF 1KV 10% X7R 1210
M4A3-256/192-12FANI IC CPLD ISP 4A 256MC 256FPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ispLSI1032-60LT 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI1032-60LT/833 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI103260LTI 制造商:Lattice Semiconductor Corporation 功能描述:
ispLSI1032-60LTI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI1032-80 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*