Specifications ispLSI 1032 9 Maximum GRP Delay vs GLB Loads ispLSI 1032-80 ispLSI 1032-60 ispLSI 1032-90 0126A-80-32-isp 1 2 3 4 8 12 16 GLB Lo" />
參數(shù)資料
型號: ISPLSI 1032-80LT
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 2/17頁
文件大?。?/td> 0K
描述: IC PLD ISP 64I/O 15NS 100TQFP
標(biāo)準(zhǔn)包裝: 90
系列: ispLSI® 1000
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 15.0ns
電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目: 32
門數(shù): 6000
輸入/輸出數(shù): 64
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
包裝: 托盤
其它名稱: ISPLSI1032-80LT
Specifications ispLSI 1032
9
Maximum GRP Delay vs GLB Loads
ispLSI 1032-80
ispLSI 1032-60
ispLSI 1032-90
0126A-80-32-isp
1
2
3
4
8
12
16
GLB Loads
GRP
Delay
(ns)
4
5
6
0
Power Consumption
ure 3 shows the relationship between power and operat-
ing speed.
Power consumption in the ispLSI 1032 device depends
on two primary factors: the speed at which the device is
operating, and the number of Product Terms used. Fig-
Figure 3. Typical Device Power Consumption vs fmax
50
100
150
200
250
0
1020
3040
50
60
70
fmax (MHz)
I CC
(mA)
80
Notes: Configuration of eight 16-bit Counters
Typical Current at 5V, 25C
ispLSI 1032
0127A-32-80-isp
ICC can be estimated for the ispLSI 1032 using the following equation:
ICC = 52 + (# of PTs * 0.30) + (# of nets * Max. freq * 0.009) where:
# of PTs = Number of Product Terms used in design
# of nets = Number of Signals used in device
Max. freq = Highest Clock Frequency to the device
The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of 2 GLB loads on
average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the
program in the device, the actual ICC should be verified.
ALL
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
MIC39151-1.65BU IC REG LDO 1.65V 1.5A TO263-5
GSA44DTBT CONN EDGECARD 88POS R/A .125 SLD
GMA44DTBT CONN EDGECARD 88POS R/A .125 SLD
SG6859ATZ IC CTRLR PWM FLYBACK CONV SSOT6
MIC39151-1.65BT IC REG LDO 1.65V 1.5A TO220-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ispLSI1032-80LT 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI1032-80LT/833 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032-80LTI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032-90 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032-90LG 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD