Specifications ispLSI 2096E 9 Pin Description Input - This pin performs two functions. When BSCAN is logic low, it functions as a pin to contro" />
參數(shù)資料
型號: ISPLSI 2096E-180LQ128
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 11/11頁
文件大小: 0K
描述: IC PLD ISP 96I/O 5NS 128PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ispLSI® 2000E
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 5.0ns
電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目: 24
宏單元數(shù): 96
門數(shù): 4000
輸入/輸出數(shù): 96
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 128-BQFP
供應(yīng)商設(shè)備封裝: 128-PQFP(28x28)
包裝: 托盤
其它名稱: ISPLSI2096E-180LQ128
Specifications ispLSI 2096E
9
Pin Description
Input - This pin performs two functions. When
BSCAN is logic low, it
functions as a pin to control the operation of the isp state machine.
When
BSCAN is high, it functions as a dedicated input pin.
1. Pins have dual function capability.
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
NAME
Table 2-0002/2096E
PQFP & TQFP PIN NUMBERS
DESCRIPTION
21,
27,
34,
40,
52,
58,
66,
72,
85,
91,
98,
104,
117,
123,
2,
8,
18
46
78
15
19
50
20
22,
28,
35,
41,
53,
59,
67,
73,
86,
92,
99,
105,
118,
124,
3,
9,
64,
114
23,
29,
36,
42,
54,
60,
68,
74,
87,
93,
100,
106,
119,
125,
4,
10,
110
I/O 0 - I/O 5
I/O 6 - I/O 11
I/O 12 - I/O 17
I/O 18 - I/O 23
I/O 24 - I/O 29
I/O 30 - I/O 35
I/O 36 - I/O 41
I/O 42 - I/O 47
I/O 48 - I/O 53
I/O 54 - I/O 59
I/O 60 - I/O 65
I/O 66 - I/O 71
I/O 72 - I/O 77
I/O 78 - I/O 83
I/O 84 - I/O 89
I/O 90 - I/O 95
24,
30,
37,
43,
55,
61,
69,
75,
88,
94,
101,
107,
120,
126,
5,
11,
25,
31,
38,
44,
56,
62,
70,
76,
89,
95,
102,
108,
121,
127,
6,
12,
26
32
39
45
57
63
71
77
90
96
103
109
122
128
7
13
1,
97,
17,
112,
33,
115,
49,
116
16,
48,
82,
113
65,
81,
Global Output Enables input pins.
GOE 0, GOE 1
GND
VCC
VCC
Ground (GND)
Input - This pin performs two functions. When
BSCAN is logic low, it
functions as an input pin to load programming data into the device.
TDI/IN0 also is used as one of the two control pins for the isp state
machine. When
BSCAN is high, it functions as a dedicated input pin.
Dedicated Clock input. This clock input is connected to one of the clock
inputs of all the GLBs on the device.
Active Low (0) Reset pin which resets all of the GLB and I/O registers in
the device.
Input - Dedicated in-system programming enable input pin. This pin is
brought low to enable the programming mode. The TMS, TDI, TDO and
TCK options become active.
RESET
Y0, Y1, Y2
TDI/IN 01
BSCAN
TMS/IN 11
51,
84,
80
83,
Dedicated input pins to the device.
IN 2, IN 4, IN 5
Output - When
BSCAN is logic low, it functions as an output pin to read
serial shift register data.
TDO1
Input - This pin performs two functions. When
BSCAN is logic low, it
functions as a clock pin for the Serial Shift Register. When
BSCAN is
high, it functions as a dedicated input pin.
TCK/IN 31
14,
47,
79,
111
Supply voltage for output drivers, 5V or 3.3V. All VCCIO pins must be
connected to the same voltage level
VCCIO
相關(guān)PDF資料
PDF描述
ISPLSI 2096VE-200LT128 IC PLD ISP 96I/O 4.5NS 128TQFP
ISPLSI 2128A-100LQN160 IC PLD ISP 128I/O 10NS 160PQFP
ISPLSI 2128E-180LT176 IC PLD ISP 128I/O 5NS 176TQFP
ISPLSI 2128VE-250LQ160 IC PLD ISP 128I/O 4NS 160PQFP
ISPLSI 2192VE-225LB144 IC PLD ISP 96I/O 4NS 144FPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI2096E-180LQ128 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI2096E-180LT128 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI2096V-60LQ128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
ISPLSI2096V-60LT128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
ISPLSI2096V-60LT128I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD