
Specifications ispLSI 5512VE
7
Figure 4. ispLSI 5000VE Macrocell
PTSA
DQ
R P
PTSA bypass
PT Clock
PT Reset
Clk En
R/L
PTOE
Shared PT Clock
GOE0
GOE1
PT Preset
speed/
power
TOE
CLK0
CLK1
Clk
CLK2
CLK3
Global Reset
Shared PT Reset
Global PTOE 2
Global PTOE 3
Global PTOE 0
Global PTOE 1
VCCIO
VCC
Slew
rate
Open
drain
2.5V/3.3V
Output
I/O Pad
To GRP
Input threshold
2.5V/3.3V
Note: Not all macrocells have I/O pads.