- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378642 > IW4042BD (INTEGRAL JOINT STOCK COMPANY) QUAD CLOCKED <D> LATCH PDF資料下載
參數(shù)資料
| 型號： | IW4042BD |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | QUAD CLOCKED <D> LATCH |
| 中文描述： | 四時鐘\u003cD\u003e鎖存 |
| 文件頁數(shù)： | 2/5頁 |
| 文件大小： | 154K |
| 代理商： | IW4042BD |
IW4042B
2
MAXIMUM RATINGS
*
Symbol
V
CC
DC Supply Voltage (Referenced to GND)
V
I
DC Input Voltage (Referenced to GND)
V
OUT
DC Output Voltage (Referenced to GND)
I
I
DC Input Current, per Pin
P
D
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
Ptot r Dissipation per Output Transistor
Tstg
Storage Temperature
T
L
Lead Temperature, 1 mm from Case for 10
Seconds
(Plastic DIP or SOIC Package)
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/
°
C from 65
°
to 125
°
C
SOIC Package: : - 7 mW/
°
C from 65
°
to 125
°
C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
V
CC
DC Supply Voltage (Referenced to GND)
V
I
, V
OUT
DC Input Voltage, Output Voltage (Referenced to
GND)
T
A
Operating Temperature, All Package Types
This device contains protection circuitry to guard against damage due to high static
voltages or electric fields. However, precautions must be taken to avoid applications of any voltage
higher than maximum rated voltages to this high-impedance circuit. For proper operation, V
IN
and
V
OUT
should be constrained to the range GND
≤
(V
IN
or V
OUT
)
≤
VCC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or
VCC
). Unused outputs must be left open.
Parameter
Value
-0.5 to +20
-0.5 to V
CC
+0.5
-0.5 to V
CC
+0.5
±
10
750
500
100
-65 to +150
260
Unit
V
V
V
mA
mW
mW
°
C
°
C
Min
3.0
0
Max
18
V
CC
Unit
V
V
-55
+125
°
C
相關PDF資料 |
PDF描述 |
|---|---|
| IW4042BN | QUAD CLOCKED <D> LATCH |
| IW4093B | Quad 2-Input NAND Schmitt Triggers High-Voltage Silicon-Gate CMOS |
| IW4093BD | Quad 2-Input NAND Schmitt Triggers High-Voltage Silicon-Gate CMOS |
| IW4093BN | Quad 2-Input NAND Schmitt Triggers High-Voltage Silicon-Gate CMOS |
| IW4502B | Strobed Hex Inverter/Buffer High-Voltage Silicon-Gate CMOS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IW4042BN | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Quad Clocked ??Latch High-Voltage Silicon-Gate CMOS |
| IW4043B | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS |
| IW4043BD | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS |
| IW4043BN | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS |
| IW4049B | 制造商:IKSEMICON 制造商全稱:IK Semicon Co., Ltd 功能描述:Hex Buffer/Converter High-Voltage Silicon-Gate CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復。