- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383188 > IXDP630PI (IXYS CORP) Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls PDF資料下載
參數(shù)資料
| 型號(hào)： | IXDP630PI |
| 廠商： | IXYS CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDIP18 |
| 封裝： | PLASTIC, DIP-18 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大小： | 623K |
| 代理商： | IXDP630PI |
I - 16
1998 IXYS All rights reserved
IXDP630
IXDP631
Sym. Pin Description
GND
9
CIRCUIT GROUND - 0 Volts
RCIN 10 The first node of the clock
or
network. For the IXDP630, the
XTLIN
RC input is applied to RCIN. For
the IXDP 631, the crystal oscil-
lator is applied to XTLIN. If an
external clock is to be supplied
to the chip it should be connec-
ted to this pin.
OSC
OUT
11 This is the output node of the
oscillator. It is connected indi-
rectly to the RCIN or XTLIN pins
when using the internal oscillator
as described in the applications
information. It is not recommen-
ded for external use.
TL
TU
SL
SU
RL
RU
12 After the appropriate delay, the
13 external drive outputs (R,S, T) U
14 are in phase with their corres-
15 ponding inputs; (R,S, T) L are
16 the complementary outputs.
17
V
CC
18 Voltage Supply +5 V
±
10 %
Sym. Pin Description
R
S
T
1
3
5
R, S and T are the three single-
phase inputs. Each input is
expanded into two outputs to
generate non-overlapping drive
signals, RU/RL, SU/SL, and TU/
TL. The delay from the falling
edge of one line to the rising
edge of the other is a function of
the clock.
ENAR 2
ENAS 4
ENAT 6
High logic input will enable the
outputs, as set by the proper
input phase. The ENA (R,S,T)
signals control the drive output
lines. A low logic input will force
both controlled outputs to a low
logic level
OUT
ENA
7
High logic level will enable all
outputs to their related phase.
The OUTENA simultaneously
controls all outputs. Low input
logic level will inhibit all outputs
(low).
RESET 8
The RESET signal is active low.
When a logic low RESET is
applied, all outputs will go low.
After releasing the RESET
command within the generated
delay, the outputs will align with
the phase input level after the
programmed delay internal.
Pin Description
IXDP630
Pin Description
IXDP631
Waveforms
deadtime
deadtime
deadtime
deadtime
This diagram
shows the normal
operation of the IXDP630/631 after the
RESET input is released. The
DEADTIME is the 8 Clock periods
between XU and XL when both XU and
XL are a "0". The length of the
DEADTIME is fixed at 8 times the
period of CLK.
The
diagram
shows
OUTENA
and ENAX
asynchronously forcing the XU Output
and the XL Output to the off state.
OUTENA will force all three channels to
the off state. ENAX (where X is one of
the three channels) will only force the
XU and XL Outputs of that channel to
the off state. Note that because ENAX
is asynchronous with respect to the
internal clock and deadtime counters,
when ENAX goes HI whatever state the
deadtime counter was in immediately
propagates to the output. This figure
also shows that noise at the XIN input
will be filtered before the XU Output or
XL Output will become active, which
may extend the deadtime.
Note: X = Any input, R, S or T.
noise
deadtime
deadtime
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IXDP631 | Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
| IXDP631PI | Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
| IXDR30N120 | High Voltage IGBT with optional Diode ISOPLUSTM package |
| IXDR30N120D1 | High Voltage IGBT with optional Diode ISOPLUSTM package |
| IXEN60N120 | NPT IGBT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IXDP631 | 制造商:IXYS 制造商全稱:IXYS Corporation 功能描述:Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
| IXDP631PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Delay Circuit |
| IXDP631PI | 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 Invrtr Intrfac/Digtl Deadtime Generator RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| IXDR30N120 | 功能描述:IGBT 晶體管 30 Amps 1200V RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
| IXDR30N120D1 | 功能描述:IGBT 晶體管 30 Amps 1200V RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。