- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373060 > K4D263238F-QC40 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL PDF資料下載
參數(shù)資料
| 型號(hào)： | K4D263238F-QC40 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL |
| 中文描述： | 100萬(wàn)x 32Bit的× 4銀行雙數(shù)據(jù)速率同步DRAM的雙向數(shù)據(jù)選通和DLL |
| 文件頁(yè)數(shù)： | 3/17頁(yè) |
| 文件大小： | 237K |
| 代理商： | K4D263238F-QC40 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
128M DDR SDRAM
K4D263238F
1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM
with Bi-directional Data Strobe and DLL
- 3 -
Rev 1.1 (May 2003)
The K4D263238F is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 1,048,576 words by
32 bits, fabricated with SAMSUNG
′
s high performance CMOS technology. Synchronous features with Data Strobe allow
extremely high performance up to
2.0GB/s/chip.
I/O transactions are possible on both edges of the clock cycle. Range of
operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety
of high performance memory system applications.
2.5V ± 5% power supply for device operation
2.5V ± 5% power supply for I/O interface
SSTL_2 compatible inputs/outputs
4 banks operation
MRS cycle with address key programs
-. Read latency 3 (clock)
-. Burst length (2, 4, 8 and Full page)
-. Burst type (sequential & interleave)
Full page burst length for sequential burst type only
Start address of the full page burst should be even
All inputs except data & DM are sampled at the positive
going edge of the system clock
Differential clock input
No Write Interrupted by Read function
GENERAL DESCRIPTION
FEATURES
Data I/O transactions on both edges of Data strobe
DLL aligns DQ and DQS transitions with Clock transition
Edge aligned data & data strobe output
Center aligned data & data strobe input
DM for write masking only
Auto & Self refresh
32ms refresh period (4K cycle)
100pin TQFP package
Maximum clock frequency up to 250MHz
Maximum data rate up to 500Mbps/pin
FOR 1M x 32Bit x 4 Bank DDR SDRAM
ORDERING INFORMATION
K4D263238F-UC is the Lead Free package part number.
Part NO.
Max Freq.
Max Data Rate
Interface
Package
K4D263238F-QC40
250MHz
500Mbps/pin
SSTL_2
100 TQFP
K4D263238F-QC50
200MHz
400Mbps/pin
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4D28163HD-TC36 | 128Mbit DDR SDRAM |
| K4D28163HD-TC40 | 128Mbit DDR SDRAM |
| K4D28163HD-TC50 | 128Mbit DDR SDRAM |
| K4D28163HD-TC60 | 128Mbit DDR SDRAM |
| K4D28163HD | 128Mbit DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4D263238F-QC50 | 制造商:Samsung Electro-Mechanics 功能描述:4M X 32 DDR DRAM, 0.7 ns, PQFP100 |
| K4D263238F-QC50000 | 制造商:Samsung 功能描述:DDR SGRAM X32 TQFP - Trays |
| K4D263238G-GC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D263238G-GC2A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR SDRAM |
| K4D263238G-GC33 | 制造商:Samsung Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。