- 您現在的位置：買賣IC網 > PDF目錄373076 > K6T4016V3C-TB10 (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx16 bit Low Power and Low Voltage CMOS Static RAM PDF資料下載
參數資料
| 型號： | K6T4016V3C-TB10 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| 中文描述： | 256Kx16位低功耗和低電壓的CMOS靜態(tài)RAM |
| 文件頁數： | 5/9頁 |
| 文件大?。?/td> | 154K |
| 代理商： | K6T4016V3C-TB10 |
K6T4016V3C, K6T4016U3C Family
CMOS SRAM
Revision 2.01
October 2001
5
C
L
1
)
1.Including scope and jig capacitance
AC OPERATING CONDITIONS
TEST CONDITIONS
( Test Load and Input/Output Reference)
Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load(see right): C
L
=100pF+1TTL
C
L
=30pF+1TTL
DATA RETENTION CHARACTERISTICS
1. Industrial product = 20
μ
A
Item
Symbol
Test Condition
Min
Typ
Max
Unit
Vcc for data retention
V
DR
CS
≥
Vcc-0.2V
Vcc=3.0V, CS
≥
Vcc-0.2V
2.0
-
3.6
V
Data retention current
I
DR
-
0.5
15
1)
μ
A
Data retention set-up time
t
SDR
See data retention waveform
0
-
-
ms
Recovery time
t
RDR
5
-
-
AC CHARACTERISTICS
(K6T4016V3C Family: Vcc=3.0~3.6V, K6T4016U3C Family: Vcc=2.7~3.3V
Commercial product: T
A
=0 to 70
°
C, Industrial product: T
A
=-40 to 85
°
C)
Parameter List
Symbol
Speed Bins
Units
55ns
70ns
85ns
100ns
Min
Max
Min
Max
Min
Max
Min
Max
Read
Read cycle time
t
RC
55
-
70
-
85
-
100
-
ns
Address access time
t
AA
-
55
-
70
-
85
-
100
ns
Chip select to output
t
CO
-
55
-
70
-
85
-
100
ns
Output enable to valid output
t
OE
-
25
-
35
-
40
-
50
ns
LB, UB valid to data output
t
BA
-
25
-
35
-
40
-
50
ns
Chip select to low-Z output
t
LZ
10
-
10
-
10
-
10
-
ns
Output enable to low-Z output
t
OLZ
5
-
5
-
5
-
5
-
ns
LB, UB enable to low-Z output
t
BLZ
5
-
5
-
5
-
5
-
ns
Output hold from address change
t
OH
10
-
10
-
10
-
15
-
ns
Chip disable to high-Z output
t
HZ
0
20
0
25
0
25
0
30
ns
OE disable to high-Z output
t
OHZ
0
20
0
25
0
25
0
30
ns
LB, UB disable to high-Z output
t
BHZ
0
20
0
25
0
25
0
30
ns
Write
Write cycle time
t
WC
55
-
70
-
85
-
100
-
ns
Chip select to end of write
t
CW
45
-
60
-
70
-
80
-
ns
Address set-up time
t
AS
0
-
0
-
0
-
0
-
ns
Address valid to end of write
t
AW
45
-
60
-
70
-
80
-
ns
Write pulse width
t
WP
40
-
55
-
60
-
70
-
ns
Write recovery time
t
WR
0
-
0
-
0
-
0
-
ns
Write to output high-Z
t
WHZ
0
20
0
25
0
25
0
30
ns
Data to write time overlap
t
DW
25
-
30
-
35
-
40
-
ns
Data hold from write time
t
DH
0
-
0
-
0
-
0
-
ns
End write to output low-Z
t
OW
5
-
5
-
5
-
5
-
ns
LB, UB valid to end of write
t
BW
45
-
60
-
70
-
80
-
ns
相關PDF資料 |
PDF描述 |
|---|---|
| K6T4016V3C-TB55 | 256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TB70 | 823 FAMILY DEV SYSTEM |
| K6T4016V3C-TB85 | 256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TF10 | 256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TF70 | 256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| K6T4016V3C-TB55 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TB70 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TB85 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TF10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx16 bit Low Power and Low Voltage CMOS Static RAM |
| K6T4016V3C-TF70 | 制造商:Samsung SDI 功能描述:SRAM Chip Async Single 3.3V 4M-Bit 256K x 16 70ns 44-Pin TSOP-II |
發(fā)布緊急采購，3分鐘左右您將得到回復。