參數(shù)資料
型號： K7B161825A
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： Aluminum Snap-In Capacitor; Capacitance: 470uF; Voltage: 250V; Case Size: 25x30 mm; Packaging: Bulk
中文描述： 512Kx36
文件頁數(shù)： 3/19頁
文件大?。?/td> 263K
代理商： K7B161825A
K7B161825A
512Kx36 & 1Mx18 Synchronous SRAM
- 3 -
Rev 2.0
Nov. 2003
K7B163625A
512Kx36 & 1Mx18-Bit Synchronous Burst SRAM
The K7B163625A and K7B161825A are 18,874,368-bit Syn-
chronous Static Random Access Memory designed for high
performance second level cache of Pentium and Power PC
based System.
It is organized as 512K(1M) words of 36(32/18) bits and inte-
grates address and control registers, a 2-bit burst address
counter and added some new functions for high performance
cache RAM applications; GW, BW, LBO, ZZ. Write cycles are
internally self-timed and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS
1
high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The K7B163625A and K7B161825A are fabricated using SAM-
SUNG
′
s high performance CMOS technology and is available
in a 100pin TQFP package. Multiple power and ground pins are
utilized to minimize ground bounce.
GENERAL DESCRIPTION
FEATURES
Synchronous Operation.
On-Chip Address Counter.
Self-Timed Write Cycle.
On-Chip Address and Control Registers.
3.3V+0.165V/-0.165V Power Supply.
I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O
or 2.5V+0.4V/-0.125V for 2.5V I/O
5V Tolerant Inputs Except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
LBO Pin allows a choice of either a interleaved burst or a lin-
ear burst.
Three Chip Enables for simple depth expansion with No Data
Contention only for TQFP.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
TTL-Level Three-State Output.
100-TQFP-1420A
Operating in commeical and industrial temperature range.
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
WEx
(x=a,b,c,d or a,b)
OE
ZZ
DQa
~ DQd
7
or DQa0 ~ DQb7
DQPa,DQPb
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
512Kx36, 1Mx18
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
DATA-IN
REGISTER
C
R
C
R
A
′
0
~A
′
1
A
0
~A
1
or A
2
~A
19
or A
0
~A
19
A
0
~A
18
A
2
~A
18
OUTPUT
BUFFER
FAST ACCESS TIMES
PARAMETER
Symbol
-75
-85
Unit
Cycle Time
t
CYC
8.5
10
ns
Clock Access Time
t
CD
7.5
8.5
ns
Output Enable Access Time
t
OE
3.5
4.0
ns
相關(guān)PDF資料
PDF描述
K7B163625A Aluminum Snap-In Capacitor; Capacitance: 820uF; Voltage: 250V; Case Size: 25x40 mm; Packaging: Bulk
K7A161800A Aluminum Snap-In Capacitor; Capacitance: 330uF; Voltage: 400V; Case Size: 35x25 mm; Packaging: Bulk
K7A161801A Aluminum Snap-In Capacitor; Capacitance: 330uF; Voltage: 400V; Case Size: 22x50 mm; Packaging: Bulk
K7A163600A Aluminum Snap-In Capacitor; Capacitance: 390uF; Voltage: 400V; Case Size: 35x30 mm; Packaging: Bulk
K7A163601A Aluminum Snap-In Capacitor; Capacitance: 470uF; Voltage: 400V; Case Size: 35x30 mm; Packaging: Bulk
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7B161835B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM
K7B161835B-PI75 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:18MB B-DIE SYNC SRAM SPECIFICATION 100TQFP WITH PB, PB-FREE
K7B161835B-QC75000 制造商:Samsung SDI 功能描述:3XM SYNC SRAM *18 TQFP
K7B163625A 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM
K7B163625M-QC10000 制造商:Samsung SDI 功能描述:INQ# 76-50656
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*