- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373080 > K7B321825M-QC75 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1Mx36 & 2Mx18 Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | K7B321825M-QC75 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | DRAM |
| 英文描述： | 1Mx36 & 2Mx18 Synchronous SRAM |
| 中文描述： | 1Mx36 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 247K |
| 代理商： | K7B321825M-QC75 |
1Mx36 & 2Mx18 Synchronous SRAM
- 7 -
Rev 2.0
Nov. 2003
K7A321800M
K7A323600M
SYNCHRONOUS TRUTH TABLE
Notes
:
1. X means "Don
′
t Care". 2. The rising edge of clock is symbolized by
↑
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP ADSC
ADV
WRITE
CLK
ADDRESS ACCESSED
OPERATION
H
X
X
X
L
X
X
↑
N/A
Not Selected
L
L
X
L
X
X
X
↑
N/A
Not Selected
L
X
H
L
X
X
X
↑
N/A
Not Selected
L
L
X
X
L
X
X
↑
N/A
Not Selected
L
X
H
X
L
X
X
↑
N/A
Not Selected
L
H
L
L
X
X
X
↑
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
↑
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
↑
↑
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
↑
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
↑
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
↑
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
↑
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
↑
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
↑
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
↑
Current Address
Suspend Burst Write Cycle
TRUTH TABLES
WRITE TRUTH TABLE
(x36)
Notes
:
1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
WEc
WEd
OPERATION
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
WRITE TRUTH TABLE
(x18)
Notes
:
1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
OPERATION
H
H
X
X
READ
H
L
H
H
READ
H
L
L
H
WRITE BYTE a
H
L
H
L
WRITE BYTE b
H
L
L
L
WRITE ALL BYTEs
L
X
X
X
WRITE ALL BYTEs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7B801825B | 256Kx36 & 512Kx18-Bit Synchronous Burst SRAM |
| K7B803625B | 256Kx36 & 512Kx18-Bit Synchronous Burst SRAM |
| K7I161882B-FC16 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I161882B-FC20 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
| K7I161882B-FC25 | 512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7B321835C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625C-QC75000 | 制造商:Samsung 功能描述:32M 32MSYNC SYNC BURST X36 LQFP - Trays |
| K7B323625M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625M-QC65 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625M-QC6575 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。