參數(shù)資料
型號: K7B323625M-QC6575
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
元件分類: DRAM
英文描述: 1Mx36 & 2Mx18 Synchronous SRAM
中文描述: 1Mx36
文件頁數(shù): 17/19頁
文件大?。?/td> 264K
代理商: K7B323625M-QC6575
K7B321825M
1Mx36 & 2Mx18 Synchronous SRAM
- 17 -
Rev 2.0
Nov. 2003
K7B323625M
APPLICATION INFORMATION
DEPTH EXPANSION
The Samsung 1Mx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion.
This permits easy secondary cache upgrades from 1M depth to 2M depth without extra logic.
Data
Address
CLK
ADS
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address Data
ADV
ADSP
1Mx36
SB
SRAM
(Bank 0)
CS
2
CS
2
CLK
ADSC
WEx
OE
CS
1
Address Data
ADV
ADSP
1Mx36
SB
SRAM
(Bank 1)
CLK
Address
Cache
Controller
A
[0:20]
A
[20]
A
[0:19]
A
[20]
A
[0:19]
I/O
[0:71]
Microprocessor
*Notes :
n = 14 32K depth , 15 64K depth
16 128K depth , 17 256K depth
18 512K depth , 19 1M depth
CLOCK
ADSP
ADDRESS
[0:n]
Data Out
(Bank 0)
INTERLEAVE READ TIMING
(Refer to non-interleave write timing for interleave write timing)
Bank 0 is selected by CS
2
, and Bank 1 deselected by CS
2
Q1-1
Q1-2
Q1-4
Q1-3
OE
Data Out
(Bank 1)
t
SS
t
SH
A1
A2
WRITE
CS
1
A
n+1
ADV
Q2-1
Q2-2
Q2-4
Q2-3
t
AS
t
AH
t
CSS
t
CSH
t
WS
t
WH
t
ADVS
t
ADVH
t
OE
t
LZOE
t
HZC
Bank 0 is deselected by CS
2
, and Bank 1 selected by CS
2
Don
t Care
Undefined
t
CD
t
LZC
(ADSP CONTROLLED , ADSC=HIGH)
相關(guān)PDF資料
PDF描述
K7B323625M 1Mx36 & 2Mx18 Synchronous SRAM
K7B323625M-QC75 1Mx36 & 2Mx18 Synchronous SRAM
K7A321800M 1Mx36 & 2Mx18 Synchronous SRAM
K7A321800M-QC14 1Mx36 & 2Mx18 Synchronous SRAM
K7A321800M-QC20 1Mx36 & 2Mx18 Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7B323625M-QC75 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
K7B323635C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM
K7B323635C-PI75000 制造商:Samsung SDI 功能描述:
K7B401825B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous SRAM
K7B401825B-QC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM