- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373081 > K7I643684M-FI25 (SAMSUNG SEMICONDUCTOR CO. LTD.) 72Mb DDRII SRAM Specification PDF資料下載
參數(shù)資料
| 型號： | K7I643684M-FI25 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 72Mb DDRII SRAM Specification |
| 中文描述： | 72Mb SRAM的規(guī)范條DDRII |
| 文件頁數(shù)： | 8/18頁 |
| 文件大?。?/td> | 424K |
| 代理商： | K7I643684M-FI25 |
2Mx36 & 4Mx18 DDRII CIO b4 SRAM
K7I643684M
K7I641884M
- 8 -
Rev. 1.3 March 2007
Detail Specification of Power-Up Sequence in DDRII SRAM
DDRII SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.
Power-Up Sequence
1. Apply power and keep Doff at low state (All other inputs may be undefined)
- Apply VDD before VDDQ
- Apply VDDQ before VREF or the same time with VREF
2. Just after the stable power and clock(K,K), take Doff to be high.
3. The additional 2048 cycles of clock input is required to lock the DLL after enabling DLL
* Notes
: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds
(Min. 30ns) to reset the DLL after it become a stable clock status.
DLL Constraints
1. DLL uses either K clock as its synchronizing input, the input should have low phase jitter which is specified as TK var.
2. The lower end of the frequency at which the DLL can operate is 120MHz.
3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency
and this may cause the failure in the initial stage.
Status
Power-Up
K,K
* Notes
: When the operating frequency is changed, DLL reset should be required again.
After DLL reset again, the minimum 2048 cycles of clock input is needed to lock the DLL.
~
Unstable
CLKstage
1024 cycle
~
DLL Locking Range
Any
Command
Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)
K,K
~
Min 30ns
~
V
DD
V
DDQ
V
REF
Doff
V
DD
V
DDQ
V
REF
~
~
1024 cycle
~
DLL Locking Range
Status
Power-Up
Unstable
CLKstage
Any
Command
Stop Clock
Inputs Clock
must be stable
~
~
~
~
~
~
~
Power up & Initialization Sequence (Doff pin controlled)
Inputs Clock
must be stable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7I643684M-FI30 | 72Mb DDRII SRAM Specification |
| K7M161835B-QC65 | 512Kx36 & 1Mx18 Pipelined NtRAM |
| K7N161831B | 512Kx36 & 1Mx18 Pipelined NtRAM |
| K7N163631B | 512Kx36 & 1Mx18 Pipelined NtRAM |
| K7N163631B-QC16 | 512Kx36 & 1Mx18 Pipelined NtRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7I643684M-FI30 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:72Mb DDRII SRAM Specification |
| K7-J | 制造商:MITSUMI 制造商全稱:Mitsumi Electronics, Corp. 功能描述:Adjustable Type Coils |
| K7J161882B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 DDR II SIO b2 SRAM |
| K7J161882B-FC30000 | 制造商:Samsung SDI 功能描述:16MSYNC |
| K7J161882B-FC30T00 | 制造商:Samsung Semiconductor 功能描述:16MSYNC DDRII, SEPARATE I/O SRAM 1MX18FBGA, T/R - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。