參數(shù)資料
型號: K9K1G08B0B
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 128M x 8 Bit NAND Flash Memory
中文描述: 128M的× 8位NAND閃存
文件頁數(shù): 30/41頁
文件大?。?/td> 1072K
代理商: K9K1G08B0B
FLASH MEMORY
30
K9K1G08U0B
K9K1G08R0B
K9K1G08B0B
Advance
PAGE PROGRAM
The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte or consecutive bytes
up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page with-
out an intervening erase operation must not exceed 1 for main array and 2 for spare array. The addressing may be done in any ran-
dom order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded
into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.
Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached
technical notes.
The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address input and
then serial data loading. The bytes other than those to be programmed do not need to be loaded.The Page Program confirm com-
mand(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the pro-
gramming process. The internal write state control automatically executes the algorithms and timings necessary for program and
verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command
may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle
by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are
valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 10).
The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in
Read Status command mode until another valid command is written to the command register.
Figure 10. Program & Read Status Operation
80h
A
0
~ A
7
& A
9
~ A
26
528 Byte Data
I/O
0
~
7
R/B
Address & Data Input
I/O
0
Pass
10h
70h
Fail
t
PROG
Figure 11. Block Erase Operation
BLOCK ERASE
The Erase operation is done on a block(16K Byte) basis. Block address loading is accomplished in three cycles initiated by an Erase
Setup command(60h). Only address A
14
to A
26
is valid while A
9
to A
13
is ignored. The Erase Confirm command(D0h) following the
block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command
ensures that memory contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When
the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 11 details the sequence.
60h
Block Add. : A
14
~ A
26
I/O
0
~
7
R/B
Address Input(3Cycle)
I/O
0
Pass
D0h
70h
Fail
t
BERS
相關PDF資料
PDF描述
K9K1G08R0B 128M x 8 Bit NAND Flash Memory
K9K1G08U0B 128M x 8 Bit NAND Flash Memory
K9K1G08Q0A 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
K9K1G08U0A 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
K9K1G08U0A1 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
相關代理商/技術參數(shù)
參數(shù)描述
K9K1G08Q0A 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
K9K1G08R0B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit NAND Flash Memory
K9K1G08U0A 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
K9K1G08U0A1 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory
K9K1G08U0B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit NAND Flash Memory