- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358030 > KM62256DLGI-7 (SAMSUNG SEMICONDUCTOR CO. LTD.) 32Kx8 bit Low Power CMOS Static RAM PDF資料下載
參數(shù)資料
| 型號： | KM62256DLGI-7 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 32Kx8 bit Low Power CMOS Static RAM |
| 中文描述： | 32Kx8位低功耗CMOS靜態(tài)RAM |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 170K |
| 代理商： | KM62256DLGI-7 |
KM62256D Family
CMOS SRAM
Revision 1.0
November 1997
C
L
1)
1. Including scope and jig capacitance
AC OPERATING CONDITIONS
TEST CONDITIONS
(Test Load and Test Input/Output Reference)
Input pulse level : 0.8 to 2.4V
Input rising and falling time : 5ns
Input and output reference voltage : 1.5V
Output load (See right) :C
L
=100pF+1TTL
C
L
=50pF+1TTL
AC CHARACTERISTICS
(Vcc=4.5~5.5V, KM62256D Family:T
A
=0 to 70
°
C, KM62256DI Family:T
A
=-40 to 85
°
C)
1. The parameter is tested with 50pF test load.
Parameter List
Symbol
Speed Bins
Units
55
1)
ns
70ns
Min
Max
Min
Max
Read
Read cycle time
t
RC
55
-
70
-
ns
Address access time
t
AA
-
55
-
70
ns
Chip select to output
t
CO
-
55
-
70
ns
Output enable to valid output
t
OE
-
25
-
35
ns
Chip select to low-Z output
t
LZ
10
-
10
-
ns
Output enable to low-Z output
t
OLZ
5
-
5
-
ns
Chip disable to high-Z output
t
HZ
0
20
0
30
ns
Output disable to high-Z output
t
OHZ
0
20
0
30
ns
Output hold from address change
t
OH
10
-
10
-
ns
Write
Write cycle time
t
WC
55
-
70
-
ns
Chip select to end of write
t
CW
45
-
60
-
ns
Address set-up time
t
AS
0
-
0
-
ns
Address valid to end of write
t
AW
45
-
60
-
ns
Write pulse width
t
WP
40
-
50
-
ns
Write recovery time
t
WR
0
-
0
-
ns
Write to output high-Z
t
WHZ
0
20
0
25
ns
Data to write time overlap
t
DW
25
-
30
-
ns
Data hold from write time
t
DH
0
-
0
-
ns
End write to output low-Z
t
OW
5
-
5
-
ns
DATA RETENTION CHARACTERISTICS
Item
Symbol
Test Condition
Min
Typ
Max
Unit
Vcc for data retention
V
DR
CS
≥
Vcc-0.2V
2.0
-
5.5
V
Data retention current
I
DR
Vcc=3.0V, CS
≥
Vcc-0.2V
L-Ver
-
1
15
μ
A
LL-Ver
-
0.2
3
Data retention set-up time
t
SDR
See data retention waveform
0
-
-
ms
Recovery time
t
RDR
5
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM68U1000BLTE-10 | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68U1000B | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68U1000BL | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68U1000BLE | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68U1000BLG-10 | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM62256DLGI-7L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 bit Low Power CMOS Static RAM |
| KM62256DLP-5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 bit Low Power CMOS Static RAM |
| KM62256DLP-5L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 bit Low Power CMOS Static RAM |
| KM62256DLP-7 | 制造商:MISCELLANEOUS 功能描述: |
| KM62256DLP-7L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 bit Low Power CMOS Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。