- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373161 > KM68512ALG-5 (SAMSUNG SEMICONDUCTOR CO. LTD.) 2.7 V to 5.5 V, <100 µA, 8-Bit nanoDAC® D/A Converter with I2C Compatible Interface, Tiny SC70 Package; Package: SC70; No of Pins: 6; Temperature Range: Industrial PDF資料下載
參數(shù)資料
| 型號： | KM68512ALG-5 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2.7 V to 5.5 V, <100 µA, 8-Bit nanoDAC® D/A Converter with I2C Compatible Interface, Tiny SC70 Package; Package: SC70; No of Pins: 6; Temperature Range: Industrial |
| 中文描述： | 64Kx8位低功耗CMOS靜態(tài)RAM |
| 文件頁數(shù)： | 8/9頁 |
| 文件大?。?/td> | 143K |
| 代理商： | KM68512ALG-5 |
KM68512A Family
CMOS SRAM
Revision 4.0
January 1997
8
DATA RETENTION WAVE FORM
CS
1
controlled
V
CC
4.5V
2.2V
V
DR
CS
1
GND
Data Retention Mode
CS1
≥
V
CC
- 0.2V
t
SDR
t
RDR
TIMING WAVEFORM OF WRITE CYCLE(3)
(CS
2
Controlled)
Address
CS
1
t
AW
NOTES
(WRITE CYCLE)
1. A write occurs during the overlap of a low CS
1
, a high CS
2
and a low WE. A write begins at the latest transition among CS
1
goes low,
CS
2
going high and WE going low : A write end at the earliest transition among CS
1
going high, CS
2
going low and WE going high,
t
WP
is measured from the begining of write to the end of write.
2. t
CW
is measured from the CS
1
going low or CS
2
going high to the end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end of write to the address change. t
WR(1)
applied in case a write ends as CS
1
or WE going high t
WR(2)
applied in case a write ends as CS
2
going to low.
CS
2
t
CW(2)
WE
Data in
Data Valid
Data out
High-Z
High-Z
t
CW(2)
t
WR(4)
t
WP(1)
t
DW
t
DH
t
AS(3)
t
WC
CS
2
controlled
V
CC
4.5V
CS
2
0.4V
GND
V
DR
Data Retention Mode
t
SDR
t
RDR
CS
2
≤
0.2V
相關PDF資料 |
PDF描述 |
|---|---|
| KM68512ALG-5L | 2.7 V to 5.5 V, <100 µA, 8-Bit nanoDAC® D/A Converter with I2C Compatible Interface, Tiny SC70 Package; Package: SC70; No of Pins: 6; Temperature Range: Industrial |
| KM68512ALG-7 | 2.7 V to 5.5 V, <100 µA, 8-Bit nanoDAC® D/A Converter with I2C Compatible Interface, Tiny SC70 Package; Package: SC70; No of Pins: 6; Temperature Range: Industrial |
| KM68512ALG-7L | 2.7 V to 5.5 V, <100 µA, 8-Bit nanoDAC® D/A Converter with I2C Compatible Interface, Tiny SC70 Package; Package: SC70; No of Pins: 6; Temperature Range: Industrial |
| KM68512ALT-5L | 64Kx8 bit Low Power CMOS Static RAM |
| KM68512ALT-7L | 64Kx8 bit Low Power CMOS Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KM68512ALG-5L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx8 bit Low Power CMOS Static RAM |
| KM68512ALG-7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx8 bit Low Power CMOS Static RAM |
| KM68512ALG-7L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx8 bit Low Power CMOS Static RAM |
| KM68512ALI | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx8 bit Low Power CMOS Static RAM |
| KM68512ALI-L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx8 bit Low Power CMOS Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。