
MPC860 PowerQUICC Family Hardware Specifications, Rev. 9
Freescale Semiconductor
59
CPM Electrical Characteristics
Figure 61. Ethernet Transmit Timing Diagram
Figure 62. CAM Interface Receive Start Timing Diagram
Figure 63. CAM Interface REJECT Timing Diagram
TCLK1
128
TxD1
(Output)
128
TENA(RTS1)
(Input)
Notes:
Transmit clock invert (TCI) bit in GSMR is set.
If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in
the buffer descriptor at the end of the frame transmission.
1.
2.
RENA(CD1)
(Input)
133
134
132
131
121
129
(Note 2)
RCLK1
RxD1
(Input)
RSTRT
(Output)
0
136
125
1
BIT1
BIT2
Start Frame Delimiter
REJECT
137